Noise characteristics of n-channel deep-depletion mode MOS transistors

Noise characteristics of n-channel deep-depletion mode MOS transistors

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IEE Proceedings G (Circuits, Devices and Systems) — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The potential of deep-depletion MOS transistors for a low-noise, analogue signal-processing application is investigated in this paper. These are predicted to have a favourable noise performance, because a buried depletion layer in this transistor structure can be induced between its conduction channel and the SiO2–Si interface noise mechanisms, which dominate a surface-channel device. Measurements for n-channel depletion-mode MOS transistors formed on p-type <100> orientation silicon substrates are presented. Under certain bias conditions these devices exhibit a significant reduction in the low-frequency noise performance over conventional, surface-channel MOS structures. A BiCMOS cascode buffer circuit is proposed, which yields a favourable noise performance for infra-red, focal-plane signal-processing applications.


    1. 1)
      • Current readout of infrared detectors
    2. 2)
      • , Charge-coupled devices and their application
    3. 3)
      • , VLSI technology
    4. 4)
      • Low-frequency noise in MOS transistors — theory
    5. 5)
      • Surface state related 1/f noise in MOS transistors
    6. 6)
      • Carrier fluctuation noise in a MOSFET channel due to traps in the oxide
    7. 7)
      • Low-frequency noise analysis using the 2D numerical analysis method
    8. 8)
      • , Physics and technology of semiconductor devices
    9. 9)
      • MOS deep-depletion devices
    10. 10)
      • , Physics of semiconductor devices
    11. 11)
      • Nishiuchi, K., Oka, H., Nakamura, T., Shinoda, M.: `A normally-off type buried-channel MOSFET for VLSI circuits', IEEE technical digest, International electron device meeting, 1978, B32, p. 26
    12. 12)
      • , Noise: sources, characterization, measurement
    13. 13)
      • Measurement of noise spectra of a germanium p-njunction diode
    14. 14)
      • Low-frequency noise in MOS transistors — experiments
    15. 15)
      • , Semiconductor surface physics
    16. 16)
      • Über spontane stromschwankungen in verschiedenen Elektrizitätsleitern
    17. 17)
      • The excess noise in buried-channel MOS transistors
    18. 18)
      • Low-noise operation in buried-channel MOSFET's
    19. 19)
      • Simulation of impurity freezeout through numerical solution of Poisson's equation with application to MOS device behavior
    20. 20)
      • Carruthers, C.: `Low-noise operation in deep-depletion MOS transistors', 1990, Thesis, University of Edinburgh
    21. 21)
      • BiCMOS — getting the best of both worlds
    22. 22)
      • Chang, Z.Y., Sansen, W.: `Test structure for evaluation of 1/', Proceedings of IEEE Conference on Microelectronic test structures, 1989, 2, p. 143–146

Related content

This is a required field
Please enter a valid email address