© The Institution of Electrical Engineers
The paper reports an investigation into the design and process constraints of FLASH EEPROM memory cells. It describes several possible structures which were developed by the MOS memory R&D group of National Semiconductor Corporation at West Jordan, Utah. These structures were implemented and tested on a specially designed test chip. In addition to the typical structures of poly 1 floating gate and poly 2 control gate, new novel structures of poly 2 floating gate and poly 1 control gate were implemented. A total of 5 major structures are described. The paper discusses the principle of operation, advantages and disadvantages of each of these structures. It also includes characteristic results and discussion of the performance of these candidate cells.
References
-
-
1)
-
E. Takeda ,
Y. Ohji ,
H. Kume
.
High field effects in MOSFETS.
IEEE IEDM
,
60 -
63
-
2)
-
W.-S. Feng ,
T.Y. Chan ,
C. Hu
.
MOSFET drain breakdown voltage.
IEEE Electron Dev. Lett.
,
7 ,
449 -
450
-
3)
-
F. Conti ,
M. Conti
.
Surface breakdown in silicon planar diodes equipped with field plate.
Solid-State Electron.
,
93 -
105
-
4)
-
H. Kume ,
H. Yamamoto ,
T. Hagiwara ,
K. Komori ,
T. Nishimoto ,
A. Koike ,
S. Meguro ,
T. Hayashida ,
T. Tsukada
.
A flash-erase EEPROM cell with an asymmetric source and drain structure.
IEDM Tech. Digest of Papers
,
560 -
563
-
5)
-
M. McConnel
.
An experimental 4-Mb flash EEPROM with sector erase.
IEEE J. Solid-State Circuits (USA)
,
484 -
491
-
6)
-
V. Kynett
.
An in-system reprogrammable 32KX8 CMOS flash memory.
IEEE J. Solid-State Circuits (USA)
,
1157 -
1163 p
-
7)
-
F. Masouka ,
M. Asano ,
H. Iwashashi ,
T. Komuro ,
N. Tozawa ,
S. Tanaka
.
A 256-kbit flash E2PROM using triple-polysilicon technology.
IEEE J. Solid-State Circuits (USA)
,
4 ,
548 -
552
-
8)
-
Cernea, R.: `A 1 Mb flash EEPROM', IEEE ISSCC Tech. Digest of papers, February 1989, p. 138–139.
-
9)
-
L. Faroane
.
Thermal SiO2 film on N+polycrystalline silicon: electrical conduction and breakdown.
IEEE Trans. Electron Dev.
,
1785 -
1794
-
10)
-
V. Kynett
.
A 90 ns one-million erase/program cycle 1-Mbit flash memory.
IEEE J. Solid-State Circuits (USA)
,
5 ,
1259 -
1264
-
11)
-
M. Lenzlinger ,
E.H. Snow
.
Fowler-Nordheim tunneling into thermally grown SiO2.
J. AppI. Phys.
,
1 ,
278 -
283
-
12)
-
M.-S. Liang ,
T.-C. Lee
.
A hot-hole erasable memory cell.
IEEE Electron Dev. Lett.
,
8 ,
465 -
467
-
13)
-
Gill, M.: `A 5-volt contactless array 256 kbit flash EEPROM technology', IEDM Tech. Digest of Papers, 1988, p. 428–431.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-g-2.1992.0060
Related content
content/journals/10.1049/ip-g-2.1992.0060
pub_keyword,iet_inspecKeyword,pub_concept
6
6