http://iet.metastore.ingenta.com
1887

PACE: A regular array for implementing regularly and irregularly structured algorithms

PACE: A regular array for implementing regularly and irregularly structured algorithms

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings G (Circuits, Devices and Systems) — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The programmable adaptive computing engine (PACE), a medium-grained cellular automaton-based architecture supporting regularly and irregularly structured functions within a regularly structured array, is introduced. The PACE philosophy is described in detail. Its flexibility is demonstrated through the embedment of three irregularly structured algorithms within the PACE environment. Some results obtained from an investigation into processor granularity are presented to assess the size and performance of the PACE family of processors.

References

    1. 1)
      • H.T. Kung . Why systolic architectures?. IEEE Computer , 37 - 46
    2. 2)
      • H.T. Kung , C.E. Leiserson , C. Mead , L. Conway . (1980) Algorithms for VLSI processor arrays, Introduction to VLSI systems.
    3. 3)
      • A.W. Burks . (1970) , Essays on cellular automata.
    4. 4)
      • T.J. Fountain . Clip4 parallel processing system. IEE Proc. E , 5 , 219 - 224
    5. 5)
      • Oldfield, D.E., Reddaway, S.F.: `An image understanding performance study on the ICL distributed array processor', IEEE Computer Society Workshop on Computer Architecture for Pattern Analysis and Image Database Management, 1985, p. 256–264.
    6. 6)
      • L.W. Tucker , G.G. Robertson . Architecture and applications of the connection machine. IEEE Comput. Mag. , 8 , 26 - 38
    7. 7)
      • NCR, Drayton, `Geometric arithmetic parallel processor manual', 1984, NCR.
    8. 8)
      • Batcher, K.E.: `Architecture of the MPP', IEEE Computer Society Workshop on Computer Architecture for Pattern Analysis and Image Database Management, 1983, p. 170–174.
    9. 9)
      • A. Corry , K. Patel . Architecture of a CMOS correlator. IEEE Comput. Mag. , 522 - 525
    10. 10)
      • J.V. McCanny , J.G. McWhirter . Some systolic array developments in the United Kingdom. IEEE Comput. Mag. , 51 - 63
    11. 11)
      • R.C. Minnick . Cutpoint celluar logic. IEEE Trans. , 685 - 698
    12. 12)
      • R.C. Minnick . A survey of microcellular research. J. ACM , 2 , 203 - 241
    13. 13)
      • (1986) , The programmable gate array design handbook.
    14. 14)
      • T. Kean , J. Gray , J. McCanny , J. McWhirter , E. Swartzlander . (1989) Configurable hardware: two case studies of micro-grain computation, Systolic array processors.
    15. 15)
      • P. Bertin , D. Roncin , J. Vuillemin , J. McCanny , J. McWhirter , E. Swartzlander . (1989) Introduction to active memories, Systolic array processors.
    16. 16)
      • S.Y. Kung , S.-C. Lo , S.N. Jean , J.N. Hwang . Wave-front array processors — concept to implementation. IEEE Comput. Mag. , 18 - 33
    17. 17)
      • I. Koren , B. Mendelson , I. Peled , G.M. Silberman . A data-driven VLSI array for arbitrary algorithms. IEEE Comput. Mag. , 30 - 43
    18. 18)
      • Vasell, J., Vasell, J.: `A wavefront array for functional program execution', 65, Technical Report, April 1990.
    19. 19)
      • Karabernou, S.M., Mazaré, G., Payan, E., Rubini, P.: `A network with small general processing units for fine grain parallelism', Proc. Int. Workshop Algorithms and Parallel VLSI Architectures, June 1990, France, Pont-à-Mousson, p. 197–200.
    20. 20)
      • L. Snyder . Introduction to the configurable, highly parallel computer. IEEE Comput. Mag. , 47 - 56
    21. 21)
      • A.L. Fisher , H.T. Kung , L.M. Monier , Y. Dohi . Architecture of the PSC: A programmable systolic chip. IEEE Comp. Arch. , 48 - 53
    22. 22)
      • C.R. Ward , E.B. Davie , W. Moore , A. McCabe , R. Urquhart . (1986) The application and development of wavefront array processors for advanced front-end signal processing systems, IEEE Systolic Arrays.
    23. 23)
      • Borkar, S., Cohn, R., Cox, G., Gleason, S., Gross, T., Kung, H.T., Lam, M., Moore, B., Peterson, C., Pieper, J., Rankin, L., Tseng, P.S., Sutton, J., Urbanski, J., Webb, J.: `iWARP: An integrated solution to high-speed parallel computing', Proc. IEEE Supercomputing Conf., November 1988, p. 330–339.
    24. 24)
      • R. Freeman . User-programmable gate arrays. IEEE Spectrum Mag. , 13 , 32 - 35
    25. 25)
      • S.Y. Kung . (1988) , VLSI array processors.
    26. 26)
      • Inmos Ltd., Bristol, UK, `Reference manual transputer architecture', July 1987, p. 1–25, INMOS.
    27. 27)
      • E-Beam Logic Series, Texas Instruments, UK, `TAAC gate arrays users manual', 1988, TEXAS INSTRUMENTS.
    28. 28)
      • P.M. Kogge . (1981) , Architecture of pipelined computers.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-g-2.1991.0100
Loading

Related content

content/journals/10.1049/ip-g-2.1991.0100
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address