Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Mathematical techniques for low-cost optimisation of digital MOS circuits

Mathematical techniques for low-cost optimisation of digital MOS circuits

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings G (Circuits, Devices and Systems) — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

In the paper, optimisation methods for MOS VLSI digital circuits are discussed. Typically, signal delay, chip area and power dissipation are the optimisation criteria. Since they are in conflict, complex multiobjective programming problems have to be solved. Novel mathematical methods are presented, which allow for a complete and accurate solution at low computational cost. The new methods guarantee that only the relevant global design optima are calculated. There is no confusion with solutions that are only of local optimality. This reduces the numerical effort and eliminates convergence problems found for other algorithms.

References

    1. 1)
      • Moebus, D., Lüder, E.: `Optimization of circuits using a combination of deterministic and stochastic search', Proceedings of International Symposium on Circuits and Systems, 1987, Philadelphia, USA, p. 851–855.
    2. 2)
      • Marple, D.P.: `Performance optimization of digital VLSI circuits', 1986, PhD thesis, Stanford University, USA.
    3. 3)
      • J. Shyu , A. Sangiovanni-Vincentelli , J.P. Fishburn , A.E. Dunlop . Optimization based transistor sizing. IEEE J. , 2 , 400 - 409
    4. 4)
      • Schmitt-Landsiedel, D., Neuendorf, G., Hoppe, B., Mattausch, H.J.: `Hierarchical architecture for fast CMOS SRAMs', Proceedings of the COMPEURO '89 conference, 1989, p. 1-32–1-34.
    5. 5)
      • M.D. Matson , L.A. Glasser . Macromodeling and optimization of digital MOS VLSI circuits. IEEE Trans. , 4 , 659 - 678
    6. 6)
      • N. Hedenstierna , K.O. Jeppson . CMOS circuit speed and buffer optimization. IEEE Trans. , 2 , 270 - 281
    7. 7)
      • E.T. Lewis . Optimization of device area and overall delay for CMOS VLSI designs. Proc. IEEE , 670 - 689
    8. 8)
      • Hedlund, K.S.: `Aesop: a tool for automated transistor sizing', Proceedings of the 24th ACM/IEEE Design Automation Conference, 1987, p. 114–120.
    9. 9)
      • M. Shoji . FET scaling in domino CMOS gates. IEEE J. , 5 , 1067 - 1071
    10. 10)
      • V. Chankong , Y.Y. Haimes . (1983) , Multiobjective decision making: theory and methodology.
    11. 11)
      • B. Hoppe , G. Neuendorf , D. Schmitt-Landsiedel , W. Specks . Optimization of high speed CMOS logic circuits with analytical models for signal delay, chip area and power dissipation. IEEE Trans. , 236 - 247
    12. 12)
      • B. Hoppe . Circuit optimization: gate level modeling and multi-objective programming. J. Microprocess. Microprog. , 171 - 176
    13. 13)
      • J. Rubinstein , P. Penfield , M.A. Horowitz . Signal delay in RC networks. IEEE Trans. , 2 , 202 - 211
    14. 14)
      • M. Annaratone . (1986) , Digital CMOS circuit design.
    15. 15)
      • R.K. Brayton , G.D. Hachtel , A.L. Sangiovanni-Vincentelli . A survey of optimization techniques for integrated-circuit design. Proc. IEEE , 1334 - 1362
    16. 16)
      • D.J. Wilde , C.S. Beightler . (1967) , Foundations of optimization.
    17. 17)
      • J.K. Ousterhout . A switch-level timing verifier for digital MOS VLSI. IEEE Trans. , 3 , 336 - 349
    18. 18)
      • M.R. Lightner , S.W. Director . Multiple criterion optimization of electronic circuits. IEEE Trans. , 3 , 169 - 179
    19. 19)
      • C.M. Lee , H. Soukup . An algorithm for CMOS timing and area optimization. IEEE J. , 5 , 781 - 787
    20. 20)
      • L.W. Nagel . (1975) , SPICE2: A computer program to simulate semiconductor circuits.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-g-2.1990.0054
Loading

Related content

content/journals/10.1049/ip-g-2.1990.0054
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address