Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Structural technique for fault-masking in asynchronous interfaces

Structural technique for fault-masking in asynchronous interfaces

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings E (Computers and Digital Techniques) — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Asynchronous VLSI circuits have been proven to be more tolerant to persistent defects, such as stuck-at faults, than their clocked counterparts. However, such circuits are directly reactive to input stimuli and so they can be more vulnerable to transient faults at their inputs. The ability to tolerate such faults is most crucial for interface circuits, or transducers, which are the informational kernel of any system. For example, an unspecified signal change at some of the transducer's links can produce a harmful effect on other links and influence the behaviour of the whole system. Types of faults and specific requirements of asynchronous transducers, under the various assumptions about the correctness of their and the environment's implementation, are investigated. A structural method, based on synthesising a correct circuit for the transducer from its original specification made under the assumption that the environment is correct, and then augmenting it by a structurally separate ‘wrapping’ of a special protection logic, is proposed. This logic consists of the perfect mirror model and adjudicator components which are built separately for each of the transducer links. The discussion makes use of the formalism of trace structures and their conformance introduced by Dill. The approach appears to be most efficient when the links between the transducer and the environment utilise standard handshake protocols.

http://iet.metastore.ingenta.com/content/journals/10.1049/ip-e.1993.0011
Loading

Related content

content/journals/10.1049/ip-e.1993.0011
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address