A survey of recent developments in the implementation of multivalued logic circuits using charge-coupled device technology is presented. A set of basic logic gate structures which is suitable for synthesis of both binary and multivalued functions is defined. Techniques for synthesis of one- and two-variable functions is considered in detail. A special case of threshold functions is emphasised. Finally, realisation of multivalued functions in terms of programmable logic arrays is described.
Inspec keywords: cellular arrays; charge-coupled devices; threshold logic; many-valued logics
Other keywords:
Subjects: Logic and switching circuits; Logic circuits; Other field effect devices
References
-
-
1)
- Abd-El-Barr, M.H.: `On the design of multi-valued CCD logic circuits', 1986, Ph.D. thesis, University of Toronto, Department of Electrical Enginnering.
-
2)
- M. Abd-El-Barr , S.G. Zaky , Z.G. Vranesic . Synthesis of MVMT functions for CCD implementation. IEEE Trans. Comput. , 2 , 124 - 133
-
3)
- H.G. Kerkhoff , M.L. Tervoert . Multiple-valued logic charge-coupled devices. IEEE Trans. Comput. , 9 , 644 - 652
-
4)
- D. Etiemble , M. Israel . Comparison of binary and multivalued ICs according to VLSI criteria. Computer , 4 , 28 - 42
-
5)
- J.T. Butler . Analysis and design of fanout-free network of positive symmetric gates. JACM , 3 , 481 - 498
-
6)
- T. Sasao , K. Kinoshita . Realization of minimum circuits with two-input conservative logic elements. IEEE Trans. Comput. , 8 , 749 - 752
-
7)
- Schueller, K.A., Tirumalai, P.P., Butler, J.T.: `An analysis of the cost-table approach to the design of multiple-valued circuits', Proc. 16th ISMVL, May 1986, p. 42–50.
-
8)
- D.A. Rich . A survey of multivalued memories. IEEE Trans. Comput. , 2 , 99 - 106
-
9)
- Kerkhoff, H.G., Robroek, A.J.: `The logic design of multiple-valued logic functions using charge-coupled devices', Proc. 12th ISMVL, May 1982, p. 35–44.
-
10)
- Ishizuka, O.: `Synthesis of multivalued multithreshold networks for applying I', Proc. 9th ISMVL, May 1979, p. 67–73.
-
11)
- Lee, J-K., Butler, J.T.: `Tabular methods for the design of CCD multiple-valued circuits', Proc. 13th ISMVL, May 1983, p. 162–170.
-
12)
- G.C. Hobson . (1978) , Charge-transfer devices.
-
13)
- H.G. Kerkhoff , D.C. Rine . (1984) Theory and design of multiple-valued logic CCD's, Computer science and multiple-valued logic: Theory and applications.
-
14)
- Sasao, T.: `On the optimal design of multiple-valued PLA's', Proc. 16th ISMVL, May 1986, p. 214–222.
-
15)
- C.M. Allen , D.D. Givone . A minimization technique for multiple-valued logic systems. IEEE Trans. Comput. , 182 - 184
-
16)
- Wallinga, H.: `A comparison of CCD analog input circuit characteristics', Proc. 1st Int. Conf. on CCD's, September 1974, Edinburgh, scotland, p. 13–21.
-
17)
- Tirumalai, P., Butler, J.T.: `On the realization of multiple-valued logic functions using CCD PLA's', Proc. 14th ISMVL, May 1984, p. 33–42.
-
18)
- J.T. Butler , H.G. Kerkhoff . Multiple-valued CCD circuits. Computer , 4 , 58 - 70
-
19)
- J.T. Butler , H.G. Kerkhoff . Analysis of input and output configurations for use in multi-valued PLA's. IEE Proc. E , 4 , 168 - 176
-
20)
- Abd-El-Barr, M.H., Hoang, T.D., Vranesic, Z.G.: `The incremental-cost approach for synthesis of CCD 4-valued unary functions', Proc. 18th ISMVL, May 1988, p. 82–89.
-
21)
- Kerkhoff, H.G., Butler, J.T.: `Design of a high-radix programmable logic array using profiled peristaltic charge-coupled devices', Proc. IEEE 16th Int. Symp. on Multiple-Valued Logic (ISMVL), May 1986, p. 128–136.
-
1)
Related content