Hierarchical multiprocessor architecture

Access Full Text

Hierarchical multiprocessor architecture

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings E (Computers and Digital Techniques) — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Electrical Engineers
Published

The paper is concerned with a multiprocessor computer architecture, which offers a flexible and high-performance system at low cost. The processing elements in the design may be connected as a hierarchy, and the system software supports a virtual memory which may be distributed throughout the processing elements. The principal form of communication is therefore through shared data structures. The paper examines the design of this memory system and considers two approaches for using the architecture, namely as a conventional process-based system and as a dataflow system.

Inspec keywords: virtual storage; parallel architectures; storage management

Other keywords: MC68451; virtual memory; multiprocessor computer architecture; memory system design; process-based system; dataflow system; VME bus cluster; shared data structures; data driven task scheduling; system software; MC68010

Subjects: Computer architecture; Multiprocessing systems; File organisation

References

    1. 1)
      • Matelan, N.: `The flex/32 multicomputer', 12th ACM symposium on computer architecture, June 1985, 13, p. 209–213.
    2. 2)
      • Wulf, W.A., Bell, C.G.: `C.MMP; A multi-processor', AFIPS Fall Joint Computer Conference, 1972, 42, p. 765–777.
    3. 3)
      • (1960) , Burroughs B5500 information system reference manual.
    4. 4)
      • (1986) , Multimax technical summary.
    5. 5)
      • Dagless, E.L.: `A multi-processor—CYBA-M', IFIP conference, 1977, 7, p. 843–848.
    6. 6)
      • D.P. Agrawal , V.K. Janakiram . Evaluating the performance of multicomputer configurations. Computer , 5 , 23 - 37
    7. 7)
      • Kalyaev, A.V.: `Multi-micro processor systems', IFIP conference, 1986, 10, p. 949–954.
    8. 8)
      • Watson, I., Watson, P., Woods, V.: `Parallel data-driven graph reduction', IFIP conference on fifth generation computer architecture, July 1985, Manchester.
    9. 9)
      • D. Morris , C.J. Theaker , R. Phillips , W.R. Love . Virtual memory for microcomputers. IEE Proc. E, Comput. & Digital Tech. , 323 - 332
    10. 10)
      • D. Morris , C.J. Theacker , P. Whitehead . , Structured abstract schematics.
    11. 11)
      • J.R. Gurd , I. Watson . Data driven system for high speed parallel computing. Comput. Des.
    12. 12)
      • Swan, R.J., Fuller, S.H., Siewiorek, D.P.: `CM* A multi-microprocessor', AFIPS conference, 1977, 46.
    13. 13)
      • Dennis, J.B., Misunas, D.P.: `A preliminary architecture for a basic data flow processor', Proceedings of the 2nd ieee symposium on computer architecture, January 1975, p. 126–132.
    14. 14)
      • R.W. Stevens . MACROLAN: A high-performance network. ICL Tech. J. , 3 , 289 - 296
    15. 15)
      • G. Fielland , D.P. Rodgers . 32-Bit computer system shares load equally among up to 12 processors. Electron. Des.
    16. 16)
      • Roche, C., Laurent, J.P.: `LR02—artificial intelligence and object oriented languages', IFIP conference, 10, p. 797–802.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-e.1987.0031
Loading

Related content

content/journals/10.1049/ip-e.1987.0031
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading