© The Institution of Electrical Engineers
Multistage networks play an important role in parallel-processing architectures and particularly in reconfigurable structures, as they provide the ability to switch paths between modules according to both the requirements of throughput and fault occurrence. In this respect, effective fault diagnosis techniques of these devices are highly desirable to cover these switching modes. In the paper diagnostic tests applicable to SW Banyan networks (SWBNs) with a spread of two and a fanout of two are presented.
References
-
-
1)
-
Lipovski, G.J., Triphati, A.: `A reconfigurable varistructure array processor', Proc. Int. Conf. Paral. Processing, 1977, p. 165–174.
-
2)
-
C.L. Wu ,
T.Y. Feng
.
Fault diagnosis for a class of multistage interconnection networks.
IEEE Trans.
,
10 ,
743 -
758
-
3)
-
C.-L. Wu ,
T.-Y. Feng
.
On a class of multistage interconnection networks.
IEEE Trans.
,
8 ,
694 -
702
-
4)
-
T. Feng
.
Data manipulating functions in parallel processors and their implementations.
IEEE Trans.
,
3 ,
309 -
318
-
5)
-
V. Cherkasskey ,
E. Opper ,
M. Malek
.
Reliability and fault diagnosis analysis of fault-tolerannt multistage interconnection networks.
FTCS
,
246 -
253
-
6)
-
R.A. Decarlo ,
R. Saeks
.
(1981)
, Interconnected dynamical systems.
-
7)
-
C. Mead ,
L. Conway ,
C. Seitz
.
(1980)
, Introduction to VLSI systems.
-
8)
-
D.K. Lawrie
.
Access and alignment of data in an array processor.
IEEE Trans.
,
12 ,
1145 -
1155
-
9)
-
S.I. Kartashev ,
S.P. Kartashev
.
Dynamic architectures; problems, and solutions.
Computer
,
7 ,
26 -
40
-
10)
-
Batcher, K.E.: `The flip network in STARAN', Proc. Int. Conf. Paral. Processing, 1976, p. 65–71.
-
11)
-
S.I. Kartashev ,
S.P. Kartashev
.
(1982)
, Designing and programming modern computers and systems: Vol. I, LSI modular computer systems.
-
12)
-
M.C. Pease
.
The indirect binary n-cube microprocessor array.
IEEE Trans.
,
5 ,
548 -
573
-
13)
-
J.P. Gray
.
(1981)
, VLSI 81; very large scale integration.
-
14)
-
S.I. Kartashev ,
S.P. Kartashev ,
C.V. Ramamoorthy
.
Adaptation properties for dynamic architectures.
AFIPS Conf. Proc
,
543 -
556
-
15)
-
J.H. Patel
.
Performance of processor-memory interconnections for multiprocessors.
IEE Trans.
,
10 ,
771 -
780
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-e.1985.0021
Related content
content/journals/10.1049/ip-e.1985.0021
pub_keyword,iet_inspecKeyword,pub_concept
6
6