http://iet.metastore.ingenta.com
1887

Design and evaluation of the event-driven computer

Design and evaluation of the event-driven computer

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings E (Computers and Digital Techniques) — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

This paper describes a new design methodology for a class of next-generation computers. Our proposal, the event-driven computer (EDC), is primarily a data-driven heterogeneous system which is supplemented with control-driven activities; such a combined approach is aimed at extracting the advantages of both the ‘pure’ data-driven and control-driven systems while alleviating their shortcomings. Compared to other similar designs EDC has the advantages of a better resource utilisation, array processing capabilities and a higher speed range. The hardware architecture, language features and performance evaluation are discussed. A recently developed loop-structured interconnection network is modified for this application; with a configuration of 64 loops, it can connect up to approximately 400 processors, and hence an execution speed of more than 1000 MOPS can be obtained.

References

    1. 1)
      • T. Moto-Oka . (1982) , Fifth generation computer systems.
    2. 2)
      • Gajski, D.D., Kuck, D.J., Padua, D.A.: `Dependence-driven computation', Proc. IEEE 1981 Compcon Spring, 1981, p. 168–172.
    3. 3)
      • P.C. Treleaven , R.P. Hopkins , P.W. Rautenback . Combining data flow and control flow computing. Comput. J. , 207 - 271
    4. 4)
      • J.E. Requa , J.R. McGraw . The piece-wise data flow architecture: architectural concepts. IEEE Trans. , 425 - 437
    5. 5)
      • F.S. Wong , M.R. Ito . A loop-structured switching network. IEEE Trans. , 450 - 455
    6. 6)
      • P. Budnik , D.J. Kuck . The organization and use of parallel memories. IEEE Trans. , 1566 - 1569
    7. 7)
      • D.H. Lawrie , C.R. Vora . The prime memory system for array access. IEEE Trans. , 435 - 442
    8. 8)
      • B. Hansen . (1977) , The architecture of concurrent pascal.
    9. 9)
      • Ackerman, W.B.: `Data flow languages', Proc. 1979 National Computer Conference, p. 1087–1095.
    10. 10)
      • Lundstorm, S.F., Barnes, G.H.: `A controllable MIMD architecture', Proc. 1980 Int. Conf. on parallel processing, p. 19–27.
    11. 11)
      • D. Comte , N. Hifdi , J.C. Syre , S.H. Lavington . (1980) The data driven LAU multiprocessor system: results and perspectives, Infor processing 80.
    12. 12)
      • E.W. Dijkstra . (1968) Co-operating sequential processes, Programming languages.
    13. 13)
      • (1982) Comput..
    14. 14)
      • Wong, F.S.: `Cyclical computer and processor architectures for parallel processing', January 1984, Ph.D. dissertation, University of British Columbia, Dept. of Electrical Engineering, Canada.
    15. 15)
      • US Dept. of Defense, : `Reference manual for the ada programming language', 1980, Proposed standard document.
    16. 16)
      • C.K.C. Leung . (1980) , Fault tolerance in packet communication computer architectures.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-e.1984.0040
Loading

Related content

content/journals/10.1049/ip-e.1984.0040
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address