http://iet.metastore.ingenta.com
1887

Memory testing by linear checks

Memory testing by linear checks

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings E (Computers and Digital Techniques) — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

In this paper we consider methods of error detection, location or correction in ROM or RAM by systems of orthogonal linear equality and inequality checks and by the Rademacher transform. Implementations and error detecting, locating, correcting capabilities of these techniques for ROM and RAM testing are also described.

References

    1. 1)
      • M. Karpovsky . Error detection in digital devices and computer programs with the aid of linear recurrent equations over finite commutative groups. IEEE Trans. , 208 - 219
    2. 2)
      • M. Karpovsky , E. Trachtenberg . Linear checking equations and error-correcting capability for computation channels. Proc. IFIP Congress
    3. 3)
      • M. Karpovsky , E. Trachtenberg . Fourier transforms over finite groups for error detection and error correction in computation channels. Inf. & Control , 335 - 358
    4. 4)
      • M. Karpovsky . Error detection for polynomial computations. IEE J. Comput. Digital Tech. , 49 - 56
    5. 5)
      • M. Karpovsky . Testing for numerical computations. IEE Proc. E, Comput. & Digital Tech. , 2 , 69 - 76
    6. 6)
      • L.A. Lyusternik , D.A. Chezvonenkiz , A.R. Yampolskii . (1965) , Handbook for computing elementary functions.
    7. 7)
      • M. Karpovsky . (1976) , Finite orthogonal series in the design of digital devices.
    8. 8)
      • M. Karpovsky . On weight distribution for binary linear codes. IEEE Trans. , 105 - 109
    9. 9)
      • M. Karpovsky . Weight distributions of translates, covering radius and perfect codes correcting errors of the given weights. IEEE Trans. , 462 - 472
    10. 10)
      • M.A. Breuer , A.D. Friedman . (1976) , Diagnosis and reliable design of digital systems.
    11. 11)
      • W.G. Fee . Memory testing–Tutorial on LSI testing. IEEE Comput. , 81 - 88
    12. 12)
      • Cocking, J.: `RAM test pattern and test strategy', Proc. 1975 semiconductor test conference, 1977, p. 1–8.
    13. 13)
      • Beaston, J., Domenik, S., Richardson, W.: `Development of a testing strategy for a 16 kilobit RAM', Proc. 1976 Semiconductor Test Conference, 1977, p. 1–2.
    14. 14)
      • J.P. Hayes . Detection of pattern-sensitive faults in random-access memories. IEEE Trans. , 150 - 157
    15. 15)
      • H.W. Gschwind . (1967) , Design of digital computers.
    16. 16)
      • Redinbo, R.: `Noise analysis of soft errors in combinational digital circuits', Proc. of 1980 IEEE Int. Symposium on Electromagnetic Compatibility, 1980, Baltimore, p. 307–312.
    17. 17)
      • M. Karpovsky . Detection and location of errors by linear inequality checks. IEE Proc. E, Comput. & Digital Tech. , 3 , 86 - 92
    18. 18)
      • D.K. Pradhan . A new class of error-correcting/detecting codes for fault-tolerant computer applications. IEEE Trans. , 471 - 481
    19. 19)
      • M.Y. Hsiao . Store address generator with on-line fault detection capability. IEEE Trans. , 1144 - 1147
    20. 20)
      • Sahani, R.M.: `Reliability of integrated circuits', Proc. IEEE int. Comput. Group Conf., June 1970., Washington, D.C., p. 213–219.
    21. 21)
      • N. Goel , M. Karpovsky . Functional testing of computer hardware based on minimising the magnitude of undetected errors. IEE Proc. E, Comput & Digital Tech. , 5 , 169 - 181
    22. 22)
      • D.S. Suk , S.M. Reddy . A march test for functional faults in semiconductor random access memories. IEEE Trans. , 982 - 985
    23. 23)
      • R. Nair , S.M. Thatte , J.A. Abraham . Efficient algorithms for testing semiconductor random-access memories. IEEE Trans. , 572 - 576
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-e.1984.0033
Loading

Related content

content/journals/10.1049/ip-e.1984.0033
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address