http://iet.metastore.ingenta.com
1887

Aspects of memory hierarchy concepts extended to microcode-store level

Aspects of memory hierarchy concepts extended to microcode-store level

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings E (Computers and Digital Techniques) — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The high speed buffer or cache type of memory hierarchy is a widely used technique to provide an effective memory access speed up in the main memory of a computer system. The paper reviews the potential of extending cache techniques to the control memory level of a computer. A brief introductory review is made of microprogramming and cache techniques before discussing control-store cache applications and the advantages that should be made possible by the use of a hierarchial writeable control-store technique. So far, little quantitative measurement has been made of this type of memory hierarchy, and mention is made of work currently in progress to provide some of the information necessary to design such systems.

References

    1. 1)
      • T.G. Rauscher , P.M. Adam . Microprogramming: A tutorial and survey of recent developments. IEEE Trans. , 2 - 20
    2. 2)
      • R.M. Meade . How a cache memory enhances a computer's performance. Electronics , 58 - 63
    3. 3)
      • C.J. Conti . Concepts for buffer storage. Computer Group News , 9 - 13
    4. 4)
      • J. McKevitt , J. Bayliss . New options from big chip. IEEE Spectrum , 3 , 28 - 34
    5. 5)
      • E. Stritter , T. Gunter . A microprocessor architecture for a changing world: the Motorola 68000. Computer , 2 , 43 - 52
    6. 6)
      • Ackland, B.D.: `A bit-slice cache controller', Proceedings of 6th annual symposium on computer architecture, April 1979, Philadelphia, PA, p. 75–82.
    7. 7)
      • A.M. Johnson . The microdiagnostics for the IBM system 360/Model 30. IEEE Trans. , 798 - 803
    8. 8)
      • A.B. Tucker , M.J. Flynn . Dynamic microprogramming: Processor organisation and programmming. Commun. ACM , 240 - 250
    9. 9)
      • Patterson, D.A., Fehr, E.S., Sequin, C.H.: `Design consideration for the VLSI processor of X-Tree', Proceedings of 6th annual symposium on computer architecture, April 1979, Philadelphia, PA, p. 90–101.
    10. 10)
      • (1979) , Component data catalog 1979.
    11. 11)
      • B.L. Peuto , L.J. Schustek . Current issues in the architecture of microprocessors. Computer , 2 , 20 - 25
    12. 12)
      • E.A. Snow , D.P. Siewiorek . (1978) Impact of implementation design tradeoffs on performance: the PDP-11, a case study, Computer engineering. A DEC view of hardware systems design.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-e.1981.0050
Loading

Related content

content/journals/10.1049/ip-e.1981.0050
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address