© The Institution of Engineering and Technology
In modern high-performance microprocessors, embedded memories account for approximately half the area and more than 50% of the transistors. Because of their ubiquitous nature, modelling memories remain an immensely important part of the design methodology. Adding to the challenge of memory modelling is a complication that arises from the requirement that the memories need to be modelled for each individual debug methodology – testing, formal verification, validation, emulation and so on. A tool (MemGen) that automates generation of all memory models required by testing, verification, and emulation methodologies is described. MemGen is a robust pivot of our overall design methodology, and is currently in routine use in all live design projects in Freescale Semiconductor's high-performance design centre. Results obtained from using MemGen-generated embedded memories in real-life design projects of Freescale G2 and G4 microprocessors have been presented.
References
-
-
1)
-
Pyron, C., Prado, J., and Golab, J.: ‘Test strategies for the PowerPC 750 microprocessor’, IEEE Des. Test Comput., 1998, 15, pp. 90–97.
-
2)
-
Pyron, C., Bangalore, R., Belete, D., Goertz, J., Razdan, A., and Younger, D.: ‘Silicon symptoms to solutions: applying design for debug techniques’. Int. Test Conf., ITC, 2002.
-
3)
-
Ganguly, N., Abadir, M.S., and Pandey, M.: ‘PowerPC array verification methodology using formal techniques’. Int. Test. Conf., ITC, 1996.
-
4)
-
Motorola Inc.: ‘e500 core complex reference manual’, 2003.
-
5)
-
Vida-Torku, E.K. and Joos, G.: ‘Designing for scan test of high performance embedded memories’. Int. Test. Conf., ITC, 1998.
-
6)
-
Stridge Inc.: ‘Xlator enables RTL signoff’. www.stridge.com.
-
7)
-
M. Abramovici ,
M.A. Breuer ,
A.D. Friendman
.
(1990)
Digital systems testing and testable design.
-
8)
-
Snyder, C.D.: `Speedier “Book E” Encore', Microprocessor report, 2001.
-
9)
-
E.K. Vida-Torku ,
J.A. Monzel ,
T.L. Bossis ,
C.E. Radke ,
D.M. Wu
.
Test generation for VLSI chips with embedded memories.
IBM J. Res. Dev.
,
276 -
288
-
10)
-
Verisity Design Inc.: ‘Xcite/Xtreme Quick Reference’. Version 2004.1.2.
-
11)
-
M.L. Bushnell ,
V.D. Agrawal
.
(2000)
Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits.
-
12)
-
Pyron, C., et al.: ‘DFT advances in Motorola's MPC7400, a PowerPC Microprocessor’. Int. Test. Conf., ITC, 1999.
-
13)
-
Mentor Graphics: ‘Fastscan and the ATPG product family’, white paper at www.mentor.com/dft.
-
14)
-
Mentor Graphics: ‘Design-for-test common resources manual’. Version V8.2004_6, December 2004.
-
15)
-
G. De Micheli
.
(1994)
Synthesis and optimization of digital circuits.
-
16)
-
Kundu S.: ‘Gate maker: a transistor to gate level model extractor for simulation, automatic test pattern generation and verification’. Int. Test. Conf., ITC, 1998.
-
17)
-
Ziaja, T.: `Array modeling for test and verification', IEEE North Atlantic Test Workshop, 2000.
-
18)
-
Zarrineh, K., Ziaja, T.A., and Majumdar, A.: ‘Automatic generation and validation of memory test models for high performance microprocessors’. Int. Conf. on Computer Design, ICCD, 2001.
-
19)
-
Zarrineh, K., Upadhyaya, S.J., and Chichermane, V.: ‘System-on-chip testability using LSSD scan structures’. IEEE Des. Test Comput., 2001, 18, pp. 83–97.
-
20)
-
Krishnamurthy, N., Martin, A.K., Abadir, M.S., and Abraham, J.A.: ‘Validating PowerPC microprocessor custom memories’. IEEE Des. Test Comput., 2000, 17, pp. 61–76.
-
21)
-
Bailey, B. et al.: ‘Test methodology for Motorola's high performance e500 core based on PowerPC instruction set architecture’. Int. Test. Conf., ITC, 2002.
-
22)
-
Krishnamurthy, N., Bhadra, J., Abadir, M.S., and Abraham, J.A. ‘Is state mapping essential for equivalence checking custom memories in scan-based designs?’. VLSI Test Symp., VTS, 2002.
-
23)
-
Abadir, M.S. and Raina, R. ‘Design-for-test methodology for Motorola PowerPC Microprocessors’. Int. Test. Conf., ITC, 1999.
-
24)
-
Raina, R. et al.: ‘DFT advances in Motorola's next-generation 74xx PowerPC Microprocessor’. Int. Test. Conf., ITC, 2000.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cdt_20050204
Related content
content/journals/10.1049/ip-cdt_20050204
pub_keyword,iet_inspecKeyword,pub_concept
6
6