The high leakage current in the nanometre regime is becoming a significant proportion of power dissipation in CMOS circuits as threshold voltage, channel length and gate oxide thickness are scaled. Consequently, the identification and estimation of different leakage currents are very important in designing low power circuits. In the paper a methodology for accurate estimation of the total leakage in a logic circuit based on the compact modelling of the different leakage currents in nanoscaled bulk CMOS devices is demonstrated. Different leakage currents are modelled based on the device geometry, 2-D doping profile and operating temperature. A circuit level model of subthreshold, junction band-to-band tunnelling (BTBT) and gate leakage is described. The presented model includes the impact of quantum mechanical behaviour of substrate electrons on the circuit leakage. Using the compact current model, a transistor has been modelled as a sum of current sources (SCS). The SCS transistor model has been used to estimate the total leakage in simple logic gates and complex logic circuits (designed with transistors of 25 nm effective length) at room and elevated temperatures.
References
-
-
1)
-
International Technology Roadmap for Semiconductors, 2001 Edition, Semiconductor Industry Assoc, Available at http://public.itrs.net/Files/2001ITRS/Home.htm.
-
2)
-
K. Roy ,
S.C. Prasad
.
(2000)
Low-power CMOS VLSI circuit design.
-
3)
-
Cao, K., Lee, W.-C., Liu, W.: `BSIM4 gate leakage model including source drain partition', Tech. Digest IEDM, 2000, p. 815–818.
-
4)
-
Chen, Z., Wei, L., Johnson, M., Roy, K.: `Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks', IEEE Int. Conf. on Computer Aided Design, 1998.
-
5)
-
Hamzaoglu, F, Stan, M.: `Circuit-level techniques to control gate leakage for sub-100 nm CMOS', Proc. ISLPED, August 2002, p. 60–63.
-
6)
-
Z. Lee ,
M.B. McIlrath ,
D.A. Antoniadis
.
Two-dimensional doping profile characterization of MOSFET's by inverse modeling using characteristics in the subthreshold region.
IEEE Trans. Electron Devices
,
1640 -
1649
-
7)
-
S. Mukhopadhyay ,
C. Neau ,
T. Cakici ,
A. Agarwal ,
C.H. Kim ,
K. Roy
.
Gate leakage reduction for scaled devices using transistor stacking.
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
,
716 -
730
-
8)
-
K. Roy ,
S. Mukhopadhyay ,
H. Mahmoodi-Meimand
.
Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits.
Proc. IEEE
,
2 ,
305 -
327
-
9)
-
X. Zhou ,
K.Y. Lim ,
D. Lim
.
A general approach to compact threshold voltage formulation based on 2-D numerical simulation and experimental correlation for deep-submicron ULSI technology development.
IEEE Trans. Electron Devices
,
214 -
221
-
10)
-
Z.H. Liu ,
C. Hu ,
J.H. Huang ,
T.Y. Chan ,
M.C. Jeng ,
P.K. Ko ,
Y.C. Cheng
.
Threshold voltage model for deep-submicrometer MOSFETs.
IEEE Trans. Electron Device
,
2 ,
86 -
94
-
11)
-
Y. Taur ,
T.H. Ning
.
(1998)
Fundamentals of modern VLSI devices.
-
12)
-
Well-Tempered Bulk-Si NMOSFET Device Home Page, Microsystems Technology Laboratory, MIT, Available at http://www-mtl.mit.edu/Well/.
-
13)
-
S. Chung ,
C.-T. Li
.
An analytical threshold-voltage model of trench-isolated MOS devices with nonuniformly doped substrates.
IEEE Trans. Electron Devices
,
614 -
622
-
14)
-
R. Dennard
.
Design of ion-implanted MOSFET's with very small physical dimensions.
IEEE J. Solid State Circuits
-
15)
-
BSIM3v3.2.2 MOSFET Model BSIM Group, University of California Berkeley, Available at http://www-device.eecs.berkeley.edu/~bsim3/.
-
16)
-
R. Pierret
.
(1989)
Advanced semiconductor fundamentals, Modular series on solid states devices.
-
17)
-
MEDICI: Two-dimensional semiconductor device simulation program, AVANT! Corp., Fremont, CA, 2000.
-
18)
-
A. Keshavarzi ,
K. Roy ,
C. Hawkins
.
Intrinsic leakage in deep submicron CMOS ICs-measurement-based test solutions.
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
,
717 -
723
-
19)
-
Mukhopadhyay, S., Roy, K.: `Accurate modelling of transistor stacks to effectively reduce total standby leakage in nano-scale CMOS circuits', Digest of Tech. Papers Symp. on VLSI Circuits, 2003.
-
20)
-
BSIM4.2.1 MOSFET Model, BSIM Group, University of California Berkeley, Available at http://www-device.eecs.berkeley.edu/~bsim3/.
-
21)
-
D. Fotty
.
(1997)
MOSFET Modelling with SPICE.
-
22)
-
S.M. Sze
.
(1990)
High speed semiconductor devices.
-
23)
-
S. Borkar
.
Design challenges of technology scaling.
IEEE Micro
,
4 ,
23 -
29
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cdt_20045084
Related content
content/journals/10.1049/ip-cdt_20045084
pub_keyword,iet_inspecKeyword,pub_concept
6
6