Your browser does not support JavaScript!

Zero-overhead loop controller that implements multimedia algorithms

Zero-overhead loop controller that implements multimedia algorithms

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IEE Proceedings - Computers and Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Multimedia algorithms generally consist of regular repetitive loop constructs. The authors present a novel control unit design for implementing such loop intensive algorithms. The proposed architecture, termed a zero-overhead loop controller (ZOLC) exploits the regularity of computations, which is a common characteristic of multimedia algorithms, in order to efficiently support the corresponding datapaths. The ZOLC controls the operations in datapath modules by activating/deactivating their corresponding controlling FSMs. Algorithmic flow dependencies, which determine the appropriate loop sequencing, are mapped onto a look-up table (LUT). For another algorithm to execute, only the LUT context and the FSM configurations have to be reprogrammed, assuming a generic datapath. Thus, partial reconfiguration possibilities to implement multimedia algorithms on programmable platforms can be exploited. As proof-of-concept, implementations of algorithms of the multimedia domain are investigated to evaluate the performance of the proposed unit, against other methods of control. Also, a full-search motion estimation processor employing the ZOLC is synthesised. It is shown that the ZOLC provides flexibility by supporting various algorithms of the multimedia field with performance improvements of up to 2.1 over conventional control methods.


    1. 1)
      • J.L. Hennessy , D.A. Patterson . (1990) Computer architecture: A quantitative approach.
    2. 2)
    3. 3)
      • Lee, L.H., Moyer, W., Arends, J.: `Instruction fetch energy reduction using loop caches for embedded applications with small tight loops', Proc. Int. Symp. on Low Power Electronics and Design, August 1999, San Diego, CA.
    4. 4)
    5. 5)
      • Kougia, S., Chatzigeorgiou, A., Zervas, N., Nikolaidis, S.: `Analytical exploration of power efficient data-reuse transformations on multimedia', Presented at the Int. Conf. on Acoustics, Speech and Signal Processing, May 2001, UT, USA.
    6. 6)
    7. 7)
      • Smith, M.D., Holloway, G.: `An introduction to machine SUIF and its portable libraries for analysis and optimization', Technical, 2000.
    8. 8)
      • F. Catthoor , S. Wuytack , E. De Greef , F. Balasa , L. Nachtergaele , A. Vandecappelle . (1998) Custom memory management methodology.
    9. 9)
      • Wu, C.T., Hwang, T.T.: `Instruction buffering for nested loops in low power design', Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), 26–29 May 2002, Scottsdale, AZ, USA.
    10. 10)
      • International Organization of Standardization, Working group on coding of moving pictures and audio, MPEG-4 Video Verification Model Version 18.0, Pisa, January 2001.
    11. 11)
      • Uh, G.-R., Wang, Y., Whalley, D., Jinturkar, S., Burns, C., Cao, V.: `Effective exploitation of a zero overhead loop buffer', Proc. ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems (LCTES), May 1999, Atlanta, CA, USA, p. 10–19.
    12. 12)
      • ARM Ltd.,
    13. 13)
      • Motorola Inc., DSP56300 24-bit digital signal processor family manual, Revision 3.0, December 2000.
    14. 14)
      • A. Gordon-Ross , S. Cotterell , F. Vahid . Exploiting fixed programs in embedded systems: A loop cache example. IEEE Comput. Archit. Lett.
    15. 15)
      • A.P. Chandrakasan , R.W. Brodersen . (1995) Low power digital CMOS design.
    16. 16)
      • Talla, D.: `Architectural techniques to accelerate multimedia applications on general-purpose processors', 2001, PhD, University of Texas at Austin, Austin, TX, USA.
    17. 17)
      • Wong, S., Vassiliadis, S., Cotofana, S.: `SAD implementation in FPGA hardware', Proc. 12th Annual Workshop on Circuits, Systems, and Signal Processing (PRORISC), 2001.
    18. 18)
      • A.V. Aho , R. Sethi , J.D. Ullman . (1986) Compilers: Principles, techniques and tools.
    19. 19)
      • Sander, G.: `Graph layout through the VCG tool', Sep. 26-34, Technical, 26 Sept. 1995.
    20. 20)
      • P. Kuhn . Algorithms, complexity analysis and VLSI architectures for MPEG-4 motion estimation.
    21. 21)

Related content

This is a required field
Please enter a valid email address