Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Asynchronous system synthesis based on direct mapping using VHDL and Petri nets

Asynchronous system synthesis based on direct mapping using VHDL and Petri nets

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Computers and Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A technique is proposed to synthesise system behavioural specifications written in VHDL into speed-independent asynchronous circuits constructed using David cells. This technique combines the advantages of logic synthesis and syntax-directed translation techniques. Coloured Petri nets and labelled Petri nets are used as intermediate formats for datapath and control representation. Speed-independent asynchronous circuits are obtained from these nets via direct translation. Several examples demonstrate the viability of the technique, which produces superior results compared with other ones.

References

    1. 1)
      • Shang, D.: `Asynchronous communication circuits: Design, test, and synthesis', 2003, PhD thesis, University of Newcastle upon Tyne.
    2. 2)
      • J.L. Peterson . (1981) Petri net theory and the modelling of systems.
    3. 3)
      • Bystrov, A., Shang, D., Xia, F., Yakovlev, A.: `Self-timed and speed-independent latch circuits', Proc. 6th UK Asynchronous Forum, Manchester, UK, 12–13 July 1999.
    4. 4)
      • van Berkel, C.H., Kessels, J., Roncken, M., Saeijs, R., Schalij, F.: `The VLSI-programming language Tangram and its translation into handshake circuits', Proc. European Conf. on Design Automation (EDAC), 1991, p. 384–389.
    5. 5)
      • Burns, F., Shang, D., Koelmans, A., Yakovlev, A.: `Synthesis of asynchronous data paths and controllers using PNs', Proc. 12th UK Asynchronous Forum, London, 17–18 June 2002.
    6. 6)
      • A. Yakovlev , A. Koelmans , L. Lavagno . High-level modeling and design of asynchronous interface logic. IEEE Des. Test Comput. , 10 , 32 - 40
    7. 7)
      • The Petrify tool, http://www.lsi.upc.es/∼jordic/petrify/.
    8. 8)
    9. 9)
      • R.E. Miller . (1965) Switching theory vol. II: sequential circuits and machines.
    10. 10)
      • V. Varshavsky . (1990) Self-timed control of concurrent processes.
    11. 11)
      • Jantaraprim, C.: `An asynchronous DMA controller', April 2000, MPhil thesis, University of Manchester.
    12. 12)
      • K. Jensen . (1997) Coloured Petri nets: Basic concepts, analysis methods and practical use.
    13. 13)
      • R. David . Modular design of asynchronous circuits defined by graphs. IEEE Trans. Comput. , 8 , 727 - 737
    14. 14)
      • D.J. Kinniment , D.G.B. Edwards . Circuit technology in a large computer system. Radio Electron. Eng. , 7 , 435 - 441
    15. 15)
      • Chu, T.-A.: `Synthesis of self-timed VLSI circuits from graph-theoretic specifications', June 1987, PhD thesis, MIT Laboratory for Computer Science.
    16. 16)
      • I.E. Sutherland , J. Ebergen . Computer with clocks. Sci. Am.
    17. 17)
      • D. Shang , F. Xia , A. Yakovlev . Asynchronous circuit synthesis via direct translation, Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS).
    18. 18)
      • Varshavsky, V., Marakhowsky, V.: `Support for discrete event co-ordination', Proc. Int. Workshop on Discrete-event Systems (WODES), August 1996, p. 332–340.
    19. 19)
      • A. Yakovlev , L. Gomes , L. Lavagno . (2000) Hardware design and Petri nets.
    20. 20)
      • A. Yakovlev , A. Koelmans . (1998) Petri nets and digital hardware design, in Lectures on Petri nets II: Applications, Advances in Petri nets.
    21. 21)
      • A. Bardsley , D.A. Edwards . Compiling the language Balsa to delay-insensitive hardware, Proc. Conf. on Hardware Description (CHDL).
    22. 22)
      • P. Eles , K. Kuchcinski , Z. Peng . (1998) System synthesis with VHDL.
    23. 23)
      • A.I. Davis , S.M. Nowick , A. Kent , J.G. Williams . (1998) An introduction to asynchronous circuit design, The Encyclopaedia of Computer Science and Technology.
    24. 24)
      • Burns, F.: `A tight packing scheduling algorithm using closeness tables', Technical report, .
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cdt_20040525
Loading

Related content

content/journals/10.1049/ip-cdt_20040525
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address