Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Low-power system-on-chip architecture for wireless LANs

Low-power system-on-chip architecture for wireless LANs

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Computers and Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The authors present the architecture of a low-power system-on-chip (SoC) that implements baseband processing as well as the medium access control and data link control functionalities of a 5 GHz wireless system. The design is based on the HIPERLAN/2 wireless LAN standard, but it also covers critical processing requirements of the IEEE 802.11a standard. The options, constraints and motivations for the taken design decisions are presented, and the followed design steps, starting from the system specifications up to the architecture definition and the system implementation, are explained. The system's functionality covers both mobile terminal and access point devices. A critical design task in such systems is the assignment of the target system's tasks on the different types of processing elements available. Processor cores, dedicated hardware as well as memory elements and advanced bus architectures are used in order to achieve the target implementation. The architecture is targeted for a low-power SoC platform, due to the fact that power consumption is a critical parameter in electronic portable system design where excess power dissipation can lead to expensive and less reliable systems. A system prototype has been developed on a FPGA-based platform (including microprocessor modules). This FPGA-based prototype is currently being migrated to a SoC, which requires that the treatment of important issues such as clock handling, synthesis, testability and debugging is addressed.

References

    1. 1)
      • Synopsys Inc., ‘Design Compiler data sheet’, http://www.synopsys.com/products/logic/design_compiler.html, accessed September 2003.
    2. 2)
      • Khun-Jush, J., Schramm, P., Wachsmann, U., Wegner, F.: `Structure and performance of the HIPERLAN/2 physical layer', Proc. IEEE Vehicular Technology Conf., Houston, TX, May 1999, vol. 5, p. 2667–2671.
    3. 3)
      • M.R. Stan , W.P. Burleson . Bus-invert coding for low-power I/O. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. , 1 , 49 - 58
    4. 4)
      • Benini, L., De Micheli, G., Lioy, A., Macii, E., Odasso, G., Poncino, M.: `Computational kernels and their application to sequential power optimization', Proc. ACM/IEEE Design automation Conf., San Francisco, CA, June 1998, p. 764–769.
    5. 5)
      • BullDast s.r.l. . (2003) PowerChecker User Manual, Version 3.1.
    6. 6)
    7. 7)
      • A.S. Berger . (2002) Embedded system design: An introduction to processes, tools and techniques.
    8. 8)
      • The Institute of Electrical and Electronics Engineers, ‘Information technology – Telecommunications and information exchange between systems – Local and metropolitan area networks – Specific requirements – Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications’, ANSI/IEEE Std. 802.11, 1999.
    9. 9)
    10. 10)
    11. 11)
      • European Telecommunications Institute (ETSI), Broadband Radio Access Network (BRAN), ‘HIPERLAN Type 2: Data Link Control (DLC) layer – Part 1: Basic data transport functions’, TS 101 761-1, Nov. 2000.
    12. 12)
      • Benini, L., De Micheli, G., Macii, E., Sciuto, D., Silvano, C.: `Asymptotic zero-transition activity encoding for address buses in low-power microprocessor-based systems', Proc. ACM/IEEE Great Lakes Symp. on VLSI, March 1997, Urbana, IL, p. 77–82.
    13. 13)
      • R. van Nee , R. Prasad . (1999) OFDM for mobile multimedia communications.
    14. 14)
      • Yang, J., Gupta, R.: `FV encoding for low-power data I/O', Proc. ACM/IEEE Int. Symp. on Low-power electronics and design, August 2001, HuntgtonBeach, CA, p. 84–87.
    15. 15)
      • Rational Software Corp. . (2002) Rational Rose RealTime: Modeling language guide.
    16. 16)
      • European Telecommunications Institute (ETSI), Broadband Radio Access Network (BRAN), ‘HIPERLAN Type 2: Data Link Control (DLC) layer – Part 2: Radio Link Control (RLC) sublayer’, TS 101 761-2, April 2000.
    17. 17)
      • Arm Limited . (2001) ARM7TDMI technical reference manual, Rev. 4.0.
    18. 18)
      • European Telecommunications Institute (ETSI), Broadband Radio Access Network (BRAN), ‘HIPERLAN Type 2: Physical (PHY) Layer’, TS 101 475, April 2000.
    19. 19)
    20. 20)
    21. 21)
      • M. Pedram , J. Rabaey . (2002) Power aware design methodologies.
    22. 22)
    23. 23)
      • V. Tiwari , S. Malik , A. Wolfe , M.T-C. Lee . Instruction-level power analysis and optimizations of software. Journal VLSI Signal Process. , 223 - 238
    24. 24)
      • Arm Limited . (1999) AMBA Specification, Rev. 2.0.
    25. 25)
      • E. Mussol , T. Lang , J. Cortadella . Working-zone encoding for reducing the energy in micro-processor address buses. IEEE Trans. Very Large Scale Integ. (VLSI) Syst. , 4 , 568 - 572
    26. 26)
      • European Telecommunications Institute (ETSI), Broadband Radio Access Network (BRAN), ‘HIPERLAN Type 2: System Overview’, TR 101 683, February 2000.
    27. 27)
      • P. Rashinkar , P. Paterson , L. Singh . (2001) System-on-Chip verification.
    28. 28)
      • The Institute of Electrical and Electronics Engineers, ‘Supplement to IEEE standard for information technology – Telecommunications and information exchange between systems – Local and metropolitan area networks – Specific requirements – Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer in the 5 GHz band’, IEEE Std. 802.11a, 1999.
    29. 29)
      • J. Kneip , M. Weiss , W. Drescher , V. Aue , J. Strobel , T. Oberthur , M. Bole , G. Fettweis . Single chip programmable baseband ASSP for 5 GHz wireless LAN applications. IEICE Trans. Electron. , 2 , 359 - 367
    30. 30)
      • Synopsys Inc., ‘Power Compiler data sheet’, http://www.synopsys.com/products/power/power_ds.html, accessed September 2001.
    31. 31)
      • Aghaghiri, V., Fallah, F., Pedram, M.: `Irredundant address bus encoding for low-power', Proc. ACM/IEEE Int. Symp. Low-Power Electronics and Design, August 2001, HuntgtonBeach, CA, p. 182–187.
    32. 32)
      • F. Catthoor , S. Wuytack , E. De Greef , F. Balasa , L. Nachtergaele , A. Vandecappelle . (1998) Custom memory management methodology.
    33. 33)
      • J.M. Rabaey , M. Pedram . (1996) Low-power design methodologies.
    34. 34)
      • Arm Limited . (2001) Integrator/AP user guide.
    35. 35)
      • Xilinx Inc. . (2001) Virtex-E 1.8V Field Programmable Gate Arrays, Preliminary Product Specification.
    36. 36)
      • Ramrasad, S., Shanbhag, N., Hajj, I.: `Signal coding for low-power: Fundamental limits and practical realizations', Proc. IEEE Int. Symp. on Circuits and Systems, June 1998, vol. 2, Monterey, CA, p. 1–4.
    37. 37)
      • Henkel, J.: `A low-power hardware/software partitioning approach for core-based embedded systems', Proc. ACM/IEEE Design automation Conf., New Orleans, LA, June 1999, p. 122–127.
    38. 38)
      • Mehta, H., Owens, R.M., Irwin, M.J.: `Some issues in Gray code addressing', Proc. ACM/IEEE Great Lakes Symp. on VLSI, March 1996, Arnes, IA, p. 178–180.
    39. 39)
      • Aghaghiri, V., Fallah, F., Pedram, M.: `EZ encoding: A class of irredundant low-power codes for data, address and multiplexed address buses', Proc. Design Automation and Test in Europe Conf., March 2002, Paris, France, p. 1102–1105.
    40. 40)
    41. 41)
      • In Stat/MDR, ‘WLAN chipset market – The incredible journey is just beginning’, Report No. IN020271WT, March 2002.
    42. 42)
      • Cadence Design Systems Inc., ‘Silicon Ensemble PKS datasheet’, http://cadence.com/datasheets/silicon_ens_pks.html, accessed April 2002.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cdt_20030978
Loading

Related content

content/journals/10.1049/ip-cdt_20030978
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address