An efficient built-in self-repair approach, column-block-level reconfiguration methodology, is proposed. It is based on the concept of divided bit-line (DBL) for high-capacity memories including SRAMs and DRAMs, widely used in low-power memory designs. However, the inherent characteristics (two or more memory cells are combined together to divide the bit-line into several sub bit-lines) of divided bit-line memories have not been used for fault-tolerant applications. Therefore the column_block_repair (CBR) fault-tolerant architecture is proposed based on the structure of DBL for high-capacity memories. The redundant columns of a memory array are divided into column blocks and reconfiguration is performed at the column block level instead of the traditional column level. The fault-tolerant architecture can improve the yield for memory fabrication significantly. Moreover, the characteristics of low power and fast access time of DBL memories are also preserved. The reconfiguration mechanism of the CBR architecture requires negligible hardware overhead. According to experimental results, the hardware overheads are less than 0.58% and 0.012% for 256-Kbit SRAMs and 8-Mbit DRAMs, respectively. The repair rate of the approach is compared with previous memory repair algorithms. It is found that the CBR approach improves the repair rate significantly. The yield improvement over traditional column-based approaches is also analysed. Simulated results show that the present approach can significantly improve fabrication yield.
References
-
-
1)
-
J. Dreibelbis ,
J. Barth ,
H. Kalter ,
R. Kho
.
Processor-based built-in self test for embedded DRAM.
IEEE J. Solid-State Circuits
,
1731 -
1740
-
2)
-
Nakahara, S., Higeta, K., Kohno, M., Kawamura, T., Kakitani, K.: `Built-in self test for GHz embedded SRAMs using flexible pattern generator and new repair algorithm', Proc. Int. Test Conf., October 1999, Washington, DC, p. 301–310.
-
3)
-
Mazumder, P., Yih, J.S.: `A novel built-in self-repair approach to VLSI memory yield enhancement', Proc. of Int. Test Conf., October 1990, Washington, DC, p. 833–841.
-
4)
-
Karandikar, A., Parhi, K.K.: `Low-power SRAM design using hierarchical divided bit-line approach', Proc. Int. Conf. on Computer design, Oct. 1998, Austin, TX, p. 82–88.
-
5)
-
A. Tanabe ,
T. Takeshima ,
H. Koike ,
Y. Aimoto ,
M. Takada ,
T. Ishijima ,
N. Kasai ,
H. Hada ,
K. Shibahara ,
T. Kunio ,
T. Tanigawa ,
T. Saeki ,
M. Sakao ,
H. Miyamoto ,
H. Nozue ,
S. Ohya ,
T. Murotani ,
K. Koyama ,
T. Okuda
.
A 30-ns 64-Mb DRAM with built-in self-test and self-repair function.
IEEE J. Solid-State Circuits
,
1525 -
1533
-
6)
-
K.J. Schultz ,
R.G. Gibbins ,
J.S. Fujimoto ,
R.S. Philips ,
G.F.R. Gibson ,
A.L. Silburt
.
Low-supply-noise low-power embedded modular SRAM.
IEEE Proc., Circuits, Devices Syst.
,
73 -
82
-
7)
-
R. Treuer ,
V.K. Agrawal
.
Built-in self diagnosis for repairable embedded RAMs.
IEEE Design Test Comput.
,
24 -
33
-
8)
-
J.E. Price
.
A new look at yield of integrated circuits.
Proc. IEEE
,
8 ,
1290 -
1291
-
9)
-
Zarrineh, K., Upadhyaya, J.: `On programmable memory built-in self-test architectures', Proc. of IEEE Conf. on Design, automation and test in Europe, Munich, Mar. 1999, p. 708–713.
-
10)
-
K. Itoh ,
K. Sasaki ,
Y. Nakagome
.
Trends in low-power RAM circuit technologies.
Proc. IEEE
,
4 ,
524 -
543
-
11)
-
M. Sachdev
.
(1998)
Defect-oriented testing for CMOS analog and digital circuits.
-
12)
-
Nelson, E., Dreibelbis, J.: `Test and repair of large embedded DRAMs: Part 2', Proc. Int. Test Conf., October 2001, Washington, DC, p. 173–181.
-
13)
-
M. Margala
.
Low-power SRAM circuit design.
Memory Technol., Design Test
,
115 -
122
-
14)
-
Moore, G.E.: `Progress in digital integrated electronics', Proc. IEEE Int. Electron Devices Meet., 1975, San Jose, CA, p. 11–13.
-
15)
-
Schober, V., Paul, S., Picot, O.: `Memory built-in self repair using redundant words', Proc. Int. Test Conf., October 2001, Washington, DC, p. 995–1001.
-
16)
-
C.T. Huang ,
J.R. Huang ,
C.F. Wu ,
C.W. Wu ,
T.Y. Chang
.
A programmable BIST core for embedded DRAM.
IEEE Des. Test Comput.
,
59 -
70
-
17)
-
Kim, H.C., Yi, D.S., Park, J.Y., Cho, C.H.: `A BISR (built-in self-repair) circuit for embedded memory with multiple redundancies', Proc. Int. Conf. on VLSI and CAD, Oct. 1999, Seoul, p. 602–605.
-
18)
-
Kim, I., Zorian, Y., Komoriya, G., Pham, H., Higgins, F.P., Lewandowski, J.L.: `Built in self repair for embedded high-density SRAM', Proc. Int. Test Conf., October 1998, Washington, DC, p. 1112–1119.
-
19)
-
M. Yoshimoto ,
K. Anami ,
H. Shinohara ,
T. Yoshihara ,
H. Takagi ,
S. Nagao ,
S. Kayano ,
T. Nakano
.
A divided word-line structure in static RAM and its application to a 64K full CMOS RAM.
IEEE J. Solid-State Circuits
,
5 ,
479 -
485
-
20)
-
B.W. Johnson
.
(1989)
Design and analysis of fault-tolerant digital system.
-
21)
-
S.Y. Kuo ,
W.K. Fuchs
.
Efficient spare allocation in reconfigurable arrays.
IEEE Design Test Comput.
,
24 -
31
-
22)
-
K.J. Schultz
.
Content-addressable memory core cells: A survey.
Integr. VLSI J.
,
171 -
188
-
23)
-
M. Franklin ,
K.K. Saluja
.
Embedded RAM testing.
Proc. IEEE Int. Workshop on Memory technology, design and testing, San Jose, CA
,
29 -
33
-
24)
-
M. Hpriguchi ,
J. Etoh ,
M. Aoki ,
K. Itoh ,
T. Matsumoto
.
A flexible redundancy technique for high-density DRAM's.
IEEE J. Solid-State Circuits
,
1 ,
12 -
17
-
25)
-
B. Prince
.
(1997)
Semiconductor memories: a handbook of design, manufacture, and application.
-
26)
-
Erso (Lin, M.K.): ‘1997 semiconductor industry annual report’. ITRS project report, Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan, June 1997.
-
27)
-
A.J. Goor ,
Van de
.
(1996)
Testing semiconductor memories – theory and practice.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cdt_20030687
Related content
content/journals/10.1049/ip-cdt_20030687
pub_keyword,iet_inspecKeyword,pub_concept
6
6