Although the full radix-4 CORDIC algorithm is efficient compared to the standard radix-2 version, the scale-factor overhead causes its improvement to be limited. In this work, an algorithm and its associated architecture have been proposed for parallel compensation of the scale factor for the radix-4 CORDIC algorithm in the rotation mode. The proposed method, which makes no prior assumptions about the elementary angles of rotation, reduces the latency from n to (n/2)+3, where n is the precision length in bits, at the cost of a reasonable increase in hardware complexity. The architecture presented relates to the redundant signed-digit number system. The architecture has been modelled in VHDL and simulated to establish its functional validity.
References
-
-
1)
-
Walther, J.S.: `A unified algorithm for elementary functions', Proceedings of the Spring joint computer conference, 1971, p. 379–385.
-
2)
-
B. Cohen
.
(1995)
VHDL coding styles and methodologies.
-
3)
-
S.F. Hsiao ,
C.Y. Lau ,
J.M. Delosme
.
Redundant constant-factor implementation of multi-dimensional CORDIC and its application to complex SVD.
J. VLSI Signal Process. Syst. Signal Image Video Technol.
,
2 ,
155 -
166
-
4)
-
J.E. Volder
.
The CORDIC trigonometric computing technique.
IRE Trans. Elect. Comp.
,
330 -
334
-
5)
-
D. Timmermann ,
H. Hahn ,
B.J. Hosticka ,
B. Rix
.
A new addition scheme and fast scaling factor compensation methods for CORDIC algorithms.
VLSI J. Integn.
,
11 ,
85 -
100
-
6)
-
P. Pirsch
.
(1996)
Architectures for digital signal processing.
-
7)
-
J.D. Bruguera ,
N. Guil ,
T. Lang ,
J. Villalba ,
E.L. Zapata
.
CORDIC based parallel/pipelined architecture for the Hough transform.
J. VLSI Signal Process.
,
3 ,
207 -
221
-
8)
-
M. Jun ,
K.K. Parhi ,
E.F. Deprettere
.
Annihilation-reordering look-ahead pipelined CORDIC-based RLS adaptive filters and their application to adaptive beamforming.
IEEE Trans. Signal Process.
,
8 ,
2414 -
2431
-
9)
-
E. Antelo ,
J. Villalba ,
J.D. Bruguera ,
E. Zapata
.
High performance rotation architectures based on the Radix-4 CORDIC algorithm.
IEEE Trans. Comput.
,
8 ,
855 -
870
-
10)
-
D.A. Patterson ,
J.L. Hennessy
.
(2007)
Computer architecture: a quantitative approach.
-
11)
-
G.L. Haviland ,
A.A. Tuszynski
.
A CORDIC arithmetic processor chip.
IEEE Trans. Comput.
,
2 ,
68 -
79
-
12)
-
H.X. Lin ,
H.J. Sips
.
On-line CORDIC algorithms.
IEEE Trans. Comput.
,
8 ,
1038 -
1052
-
13)
-
Villalba, J., Hidalgo, J.A., Antelo, E., Bruguera, J.D., Zapata, E.L.: `CORDIC architecture with parallel compensation of the scale factor', Proceedings of the international conference on Application specific array processors, ASAP'95, July 1995, p. 258–269.
-
14)
-
Model Technology Inc., `ModelSim reference manual version 5.2', 1997.
-
15)
-
J. Villalba ,
T. Lang ,
E.L. Zapata
.
Parallel compensation of scale factor for the CORDIC algorithm.
J. VLSI Signal Process. Syst. Signal Image Video Technol.
,
227 -
241
-
16)
-
A.M. Despain
.
Fourier transform computers using CORDIC iterations.
IEEE Trans. Comput.
,
10 ,
993 -
1001
-
17)
-
J.H. Kwak ,
J.H. Choi ,
E.E. Swartzlander
.
High-speed CORDIC based on an overlapped architecture and a novel σ-prediction method.
J. VLSI Signal Process. Syst. Signal Image Video Technol.
,
2 ,
166 -
177
-
18)
-
K. Parhi
.
(1959)
VLSI digital signal processing systems.
-
19)
-
Y.H. Hu
.
CORDIC-based VLSI architectures for digital signal processing.
IEEE Signal Process. Mag.
,
7 ,
16 -
35
-
20)
-
Amhed, H.M.: `Signal processing algorithms and architectures', 1982, PhD, Stanford University.
-
21)
-
A. Avizienis
.
Signed digit number representations for fast parallel arithmetic.
IRE Trans. Elect. Comput.
,
389 -
400
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cdt_20020427
Related content
content/journals/10.1049/ip-cdt_20020427
pub_keyword,iet_inspecKeyword,pub_concept
6
6