http://iet.metastore.ingenta.com
1887

Minimising power dissipation in partial scan sequential circuits

Minimising power dissipation in partial scan sequential circuits

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Computers and Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Recently a new test application strategy for minimising of power dissipation during test applications in full scan sequential circuits was proposed. This paper investigates its applicability to partial scan sequential circuits. It is shown that, when compared to full scan sequential circuits, partial scan not only reduces the test area overhead and test application time, but also reduces the power dissipation during test applications and the computational time required for low power testable design space exploration.

References

    1. 1)
      • NICOLICI, N.: `Power minimisation techniques for testing low power VLSI circuits', Oct. 2000, PhD thesis, University of Southampton, UK, http://www.bib.ecs.soton.ac.uk/records/4937/.
    2. 2)
      • ZORIAN, Y.: `A distributed BIST control scheme for complex VLSI devices', Proceedings of 11th IEEE VLSI Test Symposium, 1993, p. 4–9.
    3. 3)
      • WANG, S., GUPTA, S.K.: `ATPG for heat dissipation minimization during scan testing', Proceedings of 34th Design Automation Conference (DAC), 1997, p. 614–619.
    4. 4)
      • S. GERSTENDORFER , H.J. WUNDERLICH . Minimized power consumption for scan-based BIST. J. Electron. Test. Theory Applic. (JETTA) , 3 , 203 - 212
    5. 5)
      • V.D. AGRAWAL . Editorial—special issue on partial scan design. J. Electron. Test. Theory Applic. (JETTA) , 5 , 5 - 6
    6. 6)
      • V. Dabholkar , S. Chakravarty , I. Pomeranz , S.M. Reddy . Techniques for minimizing power dissipation in scan and combinationalcircuits during test application. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. , 12 , 1325 - 1333
    7. 7)
      • N. NICOLICI , B.M. AL-HASHIMI , A.C. WILLIAMS . Minimisation of power dissipation during test application in full scan sequential circuits using primary input freezing. IEE Proc.-Comput. Digit. Tech. , 5 , 313 - 322
    8. 8)
      • CHICKERNAME, V., PATEL, J.H.: `A fault oriented partial scan design approach', Proceedings of International Conference on Computer Aided Design, 1991, p. 400–403.
    9. 9)
      • E.M. RUDNICK , J.H. PATEL , G.S. GREENSTEIN , T.M. NIERMANN . A genetic algorithm framework for test generation. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. , 9 , 1034 - 1044
    10. 10)
      • A. DEKKERS , E. AARTS . Global optimization using simulated annealing. Math. Prog. , 1 , 367 - 393
    11. 11)
      • M. ABRAMOVICI , M.A. BREUER , A.D. FRIEDMAN . (1990) Digital systems testing and testable design, IEEE Press.
    12. 12)
      • I. HAMZAOGLU , J.H. PATEL . New techniques for deterministic test pattern generation. J. Electron. Test.: Theory Applic. (JETTA) , 63 - 73
    13. 13)
      • I. HAMZAOGLU , J.H. PATEL . Test set compaction algorithms for combinational circuits. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. , 8 , 957 - 962
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cdt_20010663
Loading

Related content

content/journals/10.1049/ip-cdt_20010663
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address