One of the most important issues in instruction-level parallelism (ILP) processors involves the boosting of instructions across conditional branches for speculative execution. A compiler scheduling technique named LESS with a renaming function is proposed for the elimination of hazards that incorrectly overwrite a value when the branch is incorrectly predicted during speculative execution. The hardware implementation for this method is relatively simple and rather efficient. Simulation results show that the speedups achieved by LESS are better than other existing methods. For example, under the superscalar execution model, with an issue rate of 8, the average performance improvement by LESS can be expected to be 13% better than that of the CRF scheme, a solution reported recently with a scheduling skeleton similar to LESS.
References
-
-
1)
-
SRINIVAS, M., NICOLAU, A.: `Analyzing the individual/combined effects of speculative and guarded execution on a superscalar architecture', Proceedings of the first merged international parallel processing symposium and symposium on Parallel and Distributed Processing, 1998, p. 199–208.
-
2)
-
AUGUST, D.I., CONNORS, D.A., MAHLKE, S.A., SIAS, J.W., CROZIER, K.M., CHENG, B.C., EATON, P.R., OLANIRAN, Q.B., HWU, W.W.: `Intergrated predicated and speculative execution in the IMPACT EPIC architecture', Proceedings of the 25th annual international symposuim on Computer Architecture, 1998, p. 138–149.
-
3)
-
V.H. ALLEN ,
R.B. JONES ,
R.M. LEE ,
S.J. ALLAN
.
Software pipelining.
ACM Computing Surveys
,
3 ,
367 -
432
-
4)
-
A. KUMAR
.
The HP PA-8000 RISC CPU.
IEEE Micro
,
27 -
32
-
5)
-
B.R. RAU ,
J.A. FISHER
.
Instruction-level parallel processing: history, overview, and perspective.
J. Supercomputing
,
9 -
50
-
6)
-
LAM, M.S., WILSON, R.P.: `Limits of control flow on parallelism', Proceedings of the 19th international symposuim on Computer Architecture, 1992, p. 46–57.
-
7)
-
MAHLKE, S.A., CHEN, W.Y., HWU, W.W., RAU, B.R., SCHLANSKER, M.S.: `Sentinel scheduling for VLIW and superscalar processors', Proceedings of the 5th international conference on Architectural Support for Programming Languages and Operating Systems, 1992, p. 238–247.
-
8)
-
P.G. LOWNEY ,
S.M. FREUDENBERGER ,
T.J. KARZESET ,
W.D. LICHTENSTEIN ,
R.P. NIX ,
J.S. O'DONNELL ,
J.C. RUTTENBERG
.
The multiflow trace scheduling compiler.
J. Supercomput.
,
51 -
142
-
9)
-
M.C. CHANG ,
F.P. LAI
.
Efficient exploitation of instruction-level parallelism for superscalar processors by the conjugate register file scheme.
IEEE Trans. Comput
,
3 ,
278 -
293
-
10)
-
D.A. PATTERSON ,
J.L. HENNESSY
.
, Computer architecture: a quantitative approach.
-
11)
-
SMITH, M.D., HOROWITZ, M., LAM, M.S., HANK, R.E., BRINGMANN, R.A.: `Efficient superscalar performance through boosting', Proceedings of the 5th international conference on Architectural Support for Programming Languages and Operating Systems, 1992, p. 248–259.
-
12)
-
P.P. CHANG ,
N.J. WARTER ,
S.A. MAHLKE ,
W.Y. CHEN ,
W.W. HWU
.
Three architectural models for compiler-controlled speculative execution.
IEEE Trans. Comput.
,
4 ,
481 -
494
-
13)
-
W.W. HWU ,
S.A. MAHLKE ,
W.Y. CHEN ,
P.P. CHANG ,
N.J. WARTER ,
R.A. BRINGMANN ,
R.G. OUELLETTE ,
R.E. HANK ,
T. KIYOHARA ,
G.E. HAAB ,
J.G. HOLM ,
D.M. LAVERY
.
The superblock: an effective technique for VLIW and superscalar compilation.
J. Supercomputing
,
229 -
248
-
14)
-
MAHLKE, S.A., LIN, D.C., CHEN, W.Y., HWU, W.W., RAU, B.R., BRINGMANN, R.A.: Proceedings of the 25th annual international symposium on Microarchitecture, 1992, p. 45–54.
-
15)
-
WANG, L.: `On the boosting of instruction for speculative execution in ILP processors', 1999, PhD thesis, Feng Chia University, Department of Information Engineering, Taiwan.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cdt_19990790
Related content
content/journals/10.1049/ip-cdt_19990790
pub_keyword,iet_inspecKeyword,pub_concept
6
6