The testability problem of word-oriented memories (WOMs) for pattern sensitive faults is addressed. A novel design for testability (DFT) strategy allows efficient built-in self-testing (BIST) of WOMs. By proper selection of the memory array tiling scheme, it is possible to implement O(√n) BIST algorithms which test WOMs for various types of neighbourhood pattern sensitive faults (NPSFs). The inputs of the column decoders are modified to allow parallel writing into multiple words, and coincidence comparators are added to allow parallel verification of row data with minimal effect on chip area and performance.
References
-
-
1)
-
P. Mazumder ,
K.K. Patel
.
Parallel testing of pattern-sensitive faults in semiconductorrandom-access memories.
IEEE Trans.
,
3 ,
394 -
407
-
2)
-
Amin, A.A., Osman, M.Y., Abdel-Aal, R.E., Al-Muhtaseb, H.: `Efficient O(√', IEEE 1994 International Test Conference, 2–6 October 1994, Washington, DC, p. 850–859.
-
3)
-
K. Kinoshita ,
K.K. Saluja
.
Built-in testing of memory using an on-chip compact testingscheme.
IEEE Trans.
,
10 ,
862 -
870
-
4)
-
A.J. van de Goor
.
(1998)
Testing semiconductor memories, theory and practice.
-
5)
-
B. Prince
.
Memory in the fast lane.
IEEE Spectrum
,
38 -
41
-
6)
-
R. Dekker
.
A realistic fault model and test algorithms for SRAMs.
IEEE Trans.
,
6 ,
343 -
352
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cdt_19960334
Related content
content/journals/10.1049/ip-cdt_19960334
pub_keyword,iet_inspecKeyword,pub_concept
6
6