Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Generic DFT approach for pattern sensitive faults in word-oriented memories

Generic DFT approach for pattern sensitive faults in word-oriented memories

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Computers and Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The testability problem of word-oriented memories (WOMs) for pattern sensitive faults is addressed. A novel design for testability (DFT) strategy allows efficient built-in self-testing (BIST) of WOMs. By proper selection of the memory array tiling scheme, it is possible to implement O(√n) BIST algorithms which test WOMs for various types of neighbourhood pattern sensitive faults (NPSFs). The inputs of the column decoders are modified to allow parallel writing into multiple words, and coincidence comparators are added to allow parallel verification of row data with minimal effect on chip area and performance.

References

    1. 1)
      • P. Mazumder , K.K. Patel . Parallel testing of pattern-sensitive faults in semiconductorrandom-access memories. IEEE Trans. , 3 , 394 - 407
    2. 2)
      • Amin, A.A., Osman, M.Y., Abdel-Aal, R.E., Al-Muhtaseb, H.: `Efficient O(√', IEEE 1994 International Test Conference, 2–6 October 1994, Washington, DC, p. 850–859.
    3. 3)
      • K. Kinoshita , K.K. Saluja . Built-in testing of memory using an on-chip compact testingscheme. IEEE Trans. , 10 , 862 - 870
    4. 4)
      • A.J. van de Goor . (1998) Testing semiconductor memories, theory and practice.
    5. 5)
      • B. Prince . Memory in the fast lane. IEEE Spectrum , 38 - 41
    6. 6)
      • R. Dekker . A realistic fault model and test algorithms for SRAMs. IEEE Trans. , 6 , 343 - 352
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cdt_19960334
Loading

Related content

content/journals/10.1049/ip-cdt_19960334
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address