Efficient method for the identification of optimum disjunctive decompositions of complex logic functions

Access Full Text

Efficient method for the identification of optimum disjunctive decompositions of complex logic functions

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Computers and Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A method based on intersecting incompatible tuples is developed to determine the best disjunctive decomposition of complex logic functions, for use, primarily, with implementations on a cascaded memory structure, but also of use for other architectures. Classical decomposition theory is extended to allow the analysis of large input, multiple output functions which are specified only by their ON terms and include 'don't care' input values (i.e. modern PLA-style descriptions). An algorithm is presented together with implementation results which demonstrate an improvement in the size of function which may viably be searched exhaustively to find an overall optimum solution.

Inspec keywords: computational complexity; combinational circuits; logic design

Other keywords: intersecting incompatible tuples; optimum disjunctive decompositions; overall optimum solution; classical decomposition theory; disjunctive decomposition; PLA-style descriptions; cascaded memory structure; complex logic functions

Subjects: Logic design methods; Logic and switching circuits; Computational complexity; Logic circuits

http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cdt_19951993
Loading

Related content

content/journals/10.1049/ip-cdt_19951993
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading