Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Modelling of the dynamic threshold MOSFET

Modelling of the dynamic threshold MOSFET

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Circuits, Devices and Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Despite the inappropriateness of the depletion approximation when the source-substrate junction is slightly forward biased, conventional SPICE models are being used to simulate digital integrated circuits implemented with dynamic threshold voltage MOSFETs (DTMOS). Based on PISCES simulations and experimental data, the correct modelling of DTMOS is discussed in this work. It is found that the dependence of the threshold voltage on the source-substrate forward bias can differ importantly from the conventional model at voltages above ∼0.4 V for long channel technologies, but it could agree with conventional models for voltages as high as ∼0.5 V for deep submicron technologies. This is explained in terms of the difference in substrate doping levels between such technologies, which is at least one order of magnitude. Mobility and transverse electric field always improve in the dynamic operation. However, the conventional models used by SPICE to calculate these two parameters, which are based on the depletion approximation, lead to important miscalculations. This is proven using the PISCES numerical solution of the Poisson equation considering the presence of mobile charge in the depletion region. With these results, some guidelines for the correct modelling of this device are generated.

References

    1. 1)
      • S.J. Chang , C.Y. Chang , C. Chen , T.S. Chao , Y.J. Lee , T.Y. Huang . High performance and high-reliability 80-nm gate-length DTMOS with indium super steep retrograde channel. IEEE Trans. Electron Devices , 2379 - 2384
    2. 2)
      • F.J. De la Hidalga-W , M.J. Deen , E.A. Gutiérrez , F. Balestra . Effect of the forward biasing the source-substrate junction in n-MOS transistors for possible low power CMOS integrated circuits applications. J. Vac. Sci. Technol. , 4 , 1812 - 1817
    3. 3)
      • Yamamoto, T., Mogami, T., Terada, K.: `A new CMOS structure for low temperature operation with forward substrate bias', IEEE Symp. on VLSI Technology Digest of Technical Papers, 1992, p. 104.
    4. 4)
    5. 5)
      • Casu, M.R., Masera, G., Piccinini, G., Roch, M.R., Zamboni, M.: `Comparative analysis of PD-SOI active body-biasing circuits', Proc. Int. IEEE SOI Conf., 2000, p. 94–95.
    6. 6)
      • Assaderaghi, F., Sinitsky, D., Parke, S., Bokor, J., Ko, P.K., Hu, C.: `A dynamic threshold voltage MOSFET (DTMOS) for ultra-low-voltage operation', IEEE IEDM, 1994.
    7. 7)
      • S. Mohammadi , C.R. Selvakumar . Calculation of depletion layer thickness by including the mobile carriers. IEEE Trans. Electron Devices , 1 , 185 - 188
    8. 8)
    9. 9)
    10. 10)
    11. 11)
      • Kotaki, H., Kakimoto, S., Nakano, M., Adachi, K., Shibata, A., Sugimoto, K., Ohta, K., Hashizume, N.: `Novel low capacitance sidewall elevated drain dynamic threshold voltage MOSFET (LCSED) for ultra low power dual gate CMOS technology', IEEE IEDM, 1998.
    12. 12)
    13. 13)
      • Kotaki, H., Kakimoto, S., Nakano, M., Matsuoka, T., Adachi, K., Sugimoto, K., Fukushima, T., Sato, Y.: `Novel bulk dynamic threshold voltage MOSFET (B-DTMOS) with advanced isolation (SITOS) and gate to shallow-well contact (SSS-C) processes for ultra low power dual gate CMOS', IEEE IEDM, 1996.
    14. 14)
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cds_20045047
Loading

Related content

content/journals/10.1049/ip-cds_20045047
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address