http://iet.metastore.ingenta.com
1887

Charge pump with adaptive stages for non-volatile memories

Charge pump with adaptive stages for non-volatile memories

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Circuits, Devices and Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A charge pump that changes its number of stages while maintaining the same total charge pump capacitances is presented. The charge pump dynamically modifies the number of stages through a feedback that rearranges the topology of the set capacitor minimising power consumption. The circuit is then discussed analytically and validated through transistor-level simulations by using 0.18 μm EEPROM technology.

References

    1. 1)
    2. 2)
      • T. Jinbo , H. Nakata , K. Hashimoto , T. Watanabe , K. Ninomiya , T. Urai , M. Koike , T. Sato , N. Kodama , K. Oyama , T. Okazawa . A 5-V-only 16-Mb flash memory with sector erase mode. IEEE J. Solid-State Circuits , 11 , 1547 - 1553
    3. 3)
    4. 4)
      • A. Sharma . (1997) Semiconductor memories.
    5. 5)
      • P. Cappellett , C. Golla , P. Olivo , E. Zanoni . Flash memories.
    6. 6)
      • M. Zhang , N. Llaser , F. Devos . Multi-value voltage-to-voltage converter using a multi-stage symmetrical charge pump for on-chip EEPROM programming. Analog Integr. Circuits Signal Process. , 83 - 93
    7. 7)
    8. 8)
    9. 9)
    10. 10)
    11. 11)
    12. 12)
      • A. Novo , A. Gerosa , A. Neviani . A sub-micron CMOS programmable charge pump for implantable pacemaker. Analog Integr. Circuits Signal Process. , 211 - 217
    13. 13)
    14. 14)
      • A. Bellaouar , M. Elmasry . (1995) Low-power digital VLSI design circuits and systems.
    15. 15)
      • A.P. Chandrakasan , R.W. Brodersen . (1995) Low power digital CMOS design.
    16. 16)
      • J.M. Rabaey , M. Pedram . (1996) Low power design methodologies.
    17. 17)
      • E. Sanchez-Sinencio , A.G. Andreou . (1999) Low-voltage/low-power integrated circuits and systems.
    18. 18)
      • K. Roy , S.C. Prasad . (2000) Low-power CMOS VLSI circuit design.
    19. 19)
      • G. Di Cataldo , G. Palumbo . Optimized design of an N-th order dickson voltage multiplier. IEEE Trans. Circuits Syst. I, Fundam. Theory Appl. , 5 , 414 - 418
    20. 20)
    21. 21)
    22. 22)
      • G. Palumbo , N. Barniol , M. Bethaoui . Improved behavioral and design model of an N-th order charge pump. IEEE Trans. Circuits Syst. I, Fundam. Theory Appl. , 2
    23. 23)
    24. 24)
    25. 25)
    26. 26)
    27. 27)
    28. 28)
      • Tanzawa, T., Tanaka, Y., Tanaka, T., Nakamura, I., Oodaira, I., Sakui, K., Momodomi, M., Shiratake, S., Nakano, H., Oowaki, Y., Watanabe, S., Ohuchi, K., Masuoka, F.: `A quick boosting charge pump circuit for high density and low voltage flash memories', Proc. of IEEE Symposium on VLSI Circuits, Digest of Tech. Papers, 1994, p. 65–66.
    29. 29)
    30. 30)
      • J. Dickson . On-chip high-voltage generation MNOS integrated circuits using an improved voltage multiplier technique. IEEE J. Solid-State Circuits , 3 , 374 - 378
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cds_20041235
Loading

Related content

content/journals/10.1049/ip-cds_20041235
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address