Data retention faults in CMOS SRAMs are tested by sensing the voltage at the data bus lines. Sensing the voltage at one of the data bus lines with proper DFT (design for testability) reading circuitry allows the fault-free memory cells to be discriminated from the defective cell(s). Two required DFT circuitries for applying this technique are proposed. The cost of the proposed approach in terms of area, test time and performance degradation is analysed. A CMOS memory array with the proposed DFT circuitries has been designed and fabricated. The experimental results show the feasibility of this technique.
References
-
-
1)
-
S.-T. Su ,
R.Z. Makki
.
Testing of static random access memories by monitoring dynamic power supply current.
J. Electron. Test., Theory Appl.
,
265 -
278
-
2)
-
A.J. Van de Goor
.
(1991)
Testing semiconductor memories.
-
3)
-
D.-H. Yoon ,
H.-S. Kim ,
S. Kang
.
Dynamic power supply current testing for open defects in CMOS SRAMs.
ETRI J.
,
2 ,
77 -
84
-
4)
-
Meixner, A., Bannik, J.: `Weak write test mode: an SRAM cell stability design for test technique.', Proc. Int. Test Conf., 1996, p. 309–318.
-
5)
-
C. Kuo ,
T. Toms ,
B.T. Neel ,
J. Jelemensky ,
E. Carter ,
P. Smith
.
Soft-defect detection (SDD) technique for a high-reliability CMOS SRAM.
IEEE J. Solid-State Circuits
,
61 -
66
-
6)
-
R. Dekker ,
F. Beenker ,
L. Thijssen
.
A realistic fault model and test algorithms for static random access memories.
IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.
,
6 ,
567 -
572
-
7)
-
V.H. Champac ,
V. Avendaño ,
M. Linares
.
A bit line sensing strategy to test data retention faults in CMOS SRAMs.
Electron. Lett.
,
14 ,
1182 -
1183
-
8)
-
V.H. Champac ,
J. Castillejos ,
J. Figueras
.
IDDQ testing of opens in CMOS SRAMs.
J. Electron. Test,. Theory Appl.
,
53 -
62
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cds_20040431
Related content
content/journals/10.1049/ip-cds_20040431
pub_keyword,iet_inspecKeyword,pub_concept
6
6