http://iet.metastore.ingenta.com
1887

Test of data retention faults in CMOS SRAMs using special DFT circuitries

Test of data retention faults in CMOS SRAMs using special DFT circuitries

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Circuits, Devices and Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Data retention faults in CMOS SRAMs are tested by sensing the voltage at the data bus lines. Sensing the voltage at one of the data bus lines with proper DFT (design for testability) reading circuitry allows the fault-free memory cells to be discriminated from the defective cell(s). Two required DFT circuitries for applying this technique are proposed. The cost of the proposed approach in terms of area, test time and performance degradation is analysed. A CMOS memory array with the proposed DFT circuitries has been designed and fabricated. The experimental results show the feasibility of this technique.

References

    1. 1)
      • C. Kuo , T. Toms , B.T. Neel , J. Jelemensky , E. Carter , P. Smith . Soft-defect detection (SDD) technique for a high-reliability CMOS SRAM. IEEE J. Solid-State Circuits , 61 - 66
    2. 2)
      • R. Dekker , F. Beenker , L. Thijssen . A realistic fault model and test algorithms for static random access memories. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. , 6 , 567 - 572
    3. 3)
      • A.J. Van de Goor . (1991) Testing semiconductor memories.
    4. 4)
      • Meixner, A., Bannik, J.: `Weak write test mode: an SRAM cell stability design for test technique.', Proc. Int. Test Conf., 1996, p. 309–318.
    5. 5)
      • V.H. Champac , J. Castillejos , J. Figueras . IDDQ testing of opens in CMOS SRAMs. J. Electron. Test,. Theory Appl. , 53 - 62
    6. 6)
      • S.-T. Su , R.Z. Makki . Testing of static random access memories by monitoring dynamic power supply current. J. Electron. Test., Theory Appl. , 265 - 278
    7. 7)
      • D.-H. Yoon , H.-S. Kim , S. Kang . Dynamic power supply current testing for open defects in CMOS SRAMs. ETRI J. , 2 , 77 - 84
    8. 8)
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cds_20040431
Loading

Related content

content/journals/10.1049/ip-cds_20040431
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address