http://iet.metastore.ingenta.com
1887

High performance ferroelectric memory with grounded-plate PMOS-gate cell technology

High performance ferroelectric memory with grounded-plate PMOS-gate cell technology

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Circuits, Devices and Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new FRAM architecture utilising a grounded-plate PMOS-gate (GPPG) ferroelectric cell is proposed. A GPPG cell consists of a PMOS access transistor and a ferroelectric data storage capacitor. Its plate is grounded. The proposed architecture employs three novel methods for cell operation: a VDD-precharged bit-line, a negative-voltage word-line technique and negative-pulse restoration. Because this configuration does not need the plate control circuitry, it greatly increases the memory cell efficiency. In addition, unlike other reported common-plate cells, this scheme can supply a sufficient voltage of VDD to the ferroelectric capacitor while detecting and storing the polarisation on the cell. Thus, there is no restriction on low-voltage operation. Furthermore, by employing a compact column-path circuitry which only activates the required 8-bit data, this architecture minimises the current consumption of the memory array. A 2.5-V, 2-Mbit prototype chip has been developed with 0.5-μm CMOS technology, and the possibility of the realisation of GPPG cell architecture has been confirmed.

References

    1. 1)
      • Sumi, T., Moriwaki, N., Nakane, G., Nakakuma, T., Judai, Y., Uemoto, Y., Nagano, Y., Hayashi, S.-I., Azuma, M., Fujii, E., Katsu, S.-I., Otsuki, T., McMillan, L., Araujo, C.P.D., Kano, G.: `A 256 kb nonvolatile ferroelectric memory at 3 V and 100 ns', Proceedings of International Solid-State Circuits Conference, February 1994, San Francisco, California, USA, p. 268–269.
    2. 2)
    3. 3)
    4. 4)
      • Ohno, C., Yamazaki, H., Suzuki, H., Nagai, E., Miyazawa, H., Saigoh, K., Yamazaki, T., Chung, Y., Kraus, W., Verhaeghe, D., Argos, G., Walbert, J., Mitra, S.: `A highly reliable 1T1C 1-Mbit FRAM with novel ferro-programmable redundancy scheme', Proceedings of International Solid-State Circuits Conference, February 2001, San Francisco, California, USA, p. 36–37.
    5. 5)
      • Choi, M.-K., Jeon, B.-K., Jang, N., Min, B.-J., Song, Y.-J., Lee, S.-Y., Kim, H.-H., Jung, D.-J., Joo, H.-J., Kim, K.: `A 0.25 μm 3.0 V 1T1C 32-Mbit nonvolatile ferroelectric RAM with address transition detector (ATD) and current forcing latch sense amplifier (CFLSA) scheme', Proceedings of International Solid-State Circuits Conference, February 2002, San Francisco, California, USA, p. 162–163.
    6. 6)
      • H. Koike , T. Otsuki , T. Kimura , M. Fukuma , Y. Hayashi , Y. Maejima , K. Amanuma , N. Tanabe , T. Matsuki , S. Saito , T. Takeuchi , S. Kobayashi , T. Kunio , T. Hase , Y. Miyasaka , N. Shohata , M. Takada . A 60-ns 1-Mbit nonvolatile ferroelectric memory with a nondriven cell plate line write/read scheme. IEEE J. Solid-State Circuits , 1625 - 1634
    7. 7)
    8. 8)
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cds_20030351
Loading

Related content

content/journals/10.1049/ip-cds_20030351
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address