Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Algorithmic low power FIR cores

Algorithmic low power FIR cores

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Circuits, Devices and Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The authors present a number of novel architectures for the implementation of low power FIR filtering cores. These architectures are directly translated from flexible algorithms which exploit data and coefficient correlation in order to minimise the effective switched capacitance on the multiplier, and data/coefficient buses. Another characteristic of these algorithms is that they can be combined to form more power-efficient algorithms which in turn could be mapped to more effective architectures. The paper describes the FIR filtering architectures, the arithmetic processing cores which characterise individual architectures, and provides results which demonstrate up to 39% reduction in power. In addition, the paper provides an analysis of the arithmetic processing cores and the impact of their constituent components on the overall power saving with different algorithms.

References

    1. 1)
      • Erdogan, A.T., Arslan, T.: `A coefficient segmentation algorithm for low power implementation of FIR filters', Proceedings of the IEEE International Symposium on circuits and systems, 1999, p. III.359–III.362.
    2. 2)
      • Erdogan, A.T., Arslan, T.: `Data block processing for low power implementation of direct form FIR filters on single multiplier CMOS based DSPs', Proceedings of the IEEE international symposium on circuits and systems, June 1998, p. D441–D444.
    3. 3)
      • N. Sankarayya , K. Roy , D. Bhattacharya . Algorithms for low power and high speed FIR filter realisation using differential coefficients. IEEE Trans. Circuits Systs. II, Analog Digit. Signal Process. , 488 - 497
    4. 4)
      • A.Y. Wu , K.J.R. Liu , Z. Zhang , K. Nakajima , A. Raghupathy , S.C. Liu . (1995) Algorithm-based low-power DSP system design: methodology and verification.
    5. 5)
    6. 6)
    7. 7)
      • Mehendale, M., Sherlekar, S.D., Venkatesh, G.: `Low power realisation of FIR filters using multirate architectures', Proceedigns of 9th International Conference on VLSI design, Jan. 1996, p. 370–375.
    8. 8)
      • Mehendale, M., Sherlekar, S.D., Venkatesh, G.: `Coefficient optimisation for low power realisation of FIR filters', Proceedings of IEEE workshop on VLSI signal processing, 1995, p. 352–361.
    9. 9)
      • H. Choi , W.P. Burleson . Search-based wordlength optimisation for VLSI/DSP synthesis. VLSI Signal Process. , 198 - 207
    10. 10)
      • Erdogan, A.T., Arslan, T.: `Low power implementation of linear phase FIR filters for single multiplier CMOS based DSPs', Proceedings of the IEEE international symposium on circuits and systems, June 1998, p. D425–D428.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cds_20030346
Loading

Related content

content/journals/10.1049/ip-cds_20030346
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address