An experimental 128-kbit ferroelectric random access memory is presented, which has been designed and fabricated with 0.5 μm ferroelectric storage cell integrated CMOS technology. To achieve stable cell operation, novel design techniques, robust to unstable cell capacitors, are adopted: open bit-line cell array; up–down pulsed plate read/write-back scheme; complementary data preset reference circuitry; and non-ferroelectric reference voltage generator. A self-driven cell plate scheme has also been employed to improve cell array layout efficiency. The prototype chip incorporating these circuit schemes shows 70 ns access time and 120 ns cycle time at 3.3 V and 25°C. The read/write endurance has been confirmed up to 1012 cycles. It has also been observed that memory cells can retain the data for 10 years.
References
-
-
1)
-
H. Koike ,
T. Otsuki ,
T. Kimura ,
M. Fukuma ,
Y. Hayashi ,
Y. Maejima ,
K. Amanuma ,
N. Tanabe ,
T. Matsuki ,
S. Saito ,
T. Takeuchi ,
S. Kobayashi ,
T. Kunio ,
T. Hase ,
Y. Miyasaka ,
N. Shohata ,
M. Takada
.
A 60-ns 1-Mb nonvolatile ferroelectric memory with a nondriven cell plate line write/read scheme.
IEEE J. Solid-State Circuits
,
1625 -
1634
-
2)
-
Takashima, D., Takeuchi, Y., Miyakawa, T., Itoh, Y., Ogiwara, R., Kamoshida, M., Hoya, K., Doumae, S. M., Ozaki, T., Kanaya, H., Aoki, M., Yamakawa, K., Kunishima, I., Oowaki, Y.: `A 76 mm', Proceedings of int. solid-state circuits conf., February 2001, San Francisco, California, USA, p. 40–41.
-
3)
-
Tanaka, S., Ogiwara, R., Itoh, Y., Miyakawa, T., Takeuchi., Y., Doumae., S., Takenaka, H., Kamata, H.: `FRAM cell design with high immunity to fatigue and imprint for 0.5 μm 3 V 1T1C 1 M bit FRAM', Proceedings of Int. Electron Devices Meeting, December 1998, San Francisco, California, USA, p. 359–362.
-
4)
-
G. Braun ,
H. Hoenigschmid ,
T. Schlager ,
W. Weber.
.
A robust 8F2 ferroelectric RAM cell with depletion device (DeFeRAM).
IEEE J. Solid-State Circuits
,
691 -
696
-
5)
-
Kraus, W., Lehman, L., Wilson, D., Yamazaki, T., Ohno, C., Nagai, E., Yamazaki, H., Suzuki, H.: `A 42.5 mm', Proceedings of symp. on VLSI circuits, June 1998, Honolulu, Hawaii, USA, p. 242–245.
-
6)
-
Miyakawa, T., Tanaka, S., Itoh, Y., Takeuchi, Y., Ogiwara, R., Doumae, S.M., Takenaka, H., Kunishima, I., Shuto, S., Hidaka, O., Ohtsuki, S., Tanaka, S.-I.: `A 0.5 μm 3 V 1T1C 1 Mb FRAM with a variable reference bit-line voltage scheme using a fatigue-free reference capacitor', Proceedings of int. solid-stare circuits conf., February 1999, San Francisco, California, USA, p. 104–105.
-
7)
-
Womack, R., Tolsch, D.: `A 16 kb ferroelectric nonvolatile memory with a bit parallel architecture', Proceedings of int. solid-state circuits conf., February 1989, San Francisco, California, USA, p. 242–243.
-
8)
-
Jeon, B.-G., Choi, M.-K., Song, Y., Kim, K.: `A nonvolatile ferroelectric RAM with common plate folded bit-line cell and enhanced data sensing scheme', Proceedings of int. solid-state circuits conf., February 2001, San Francisco, California, USA, p. 38–39.
-
9)
-
Sumi, T., Moriwaki, N., Nakane, G., Nakakuma, T., Judai, Y., Uemoto, Y., Nagano, Y., Hayashi, S.-I., Azuma, M., Fujii, E., Katsu, S.-I., Otsuki, T., Mcmillan, L., Araujo, C.P.D., Kano, G.: `A 256 kb nonvolatile ferroelectric memory at 3 V and 100 ns', Proceedings of int. solid-state circuits conf., February 1994, San Francisco, California, USA, p. 268–269.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cds_20020243
Related content
content/journals/10.1049/ip-cds_20020243
pub_keyword,iet_inspecKeyword,pub_concept
6
6