Pipeline direct digital frequency synthesiser using decomposition method

Access Full Text

Pipeline direct digital frequency synthesiser using decomposition method

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Circuits, Devices and Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© IEE
Published

A direct digital frequency synthesiser using a new decomposition method without the large sine ROM table is presented. To improve its operating frequency a pipeline structure has been utilised. It has been fabricated in a 0.6 µm single-poly double-metal (SPDM) CMOS process and its core area is 0.95 × 1.1 mm2. The maximum operating frequency is 85 MHz. For a 10 MHz sinusoidal output, the phase noise is –114 dBc/Hz at an offset frequency of 10 kHz. The measured SNR is 60.77 dB and worst case spurious is –67.6 dBc. Its power dissipation is 80 mW at 80 MHz under the 5 V supply.

Inspec keywords: phase noise; pipeline processing; direct digital synthesis; CMOS digital integrated circuits

Other keywords: single-poly double-metal CMOS process; phase noise; 80 mW; worst case spurious; 0.6 micron; operating frequency; core area; offset frequency; power dissipation; maximum operating frequency; 5 V; SNR; decomposition method; pipeline direct digital frequency synthesiser; 85 MHz

Subjects: Other digital circuits; CMOS integrated circuits; Signal generators

References

    1. 1)
      • J. Vankka . Methods of mapping from phase to sine amplitude in direct digital synthesizer. IEEE Trans. Ultrason. Ferroelectr. Freq. Control , 526 - 534
    2. 2)
      • L.K. Tan , H. Samueli . A 200 MHz quadrature digital synthesizer/mixer in a 0.8 µm CMOS. IEEE J. Solid-State Circuits , 193 - 200
    3. 3)
      • J. Gorski-Popiel . (1975) Frequency synthesis: techhiques and applications.
    4. 4)
      • Chip Implementation Center, National Science Council, Hsinchu,Taiwan, Republic of China.
    5. 5)
      • V.F. Kroupa . (1999) Direct digital frequency synthesizers.
    6. 6)
      • Uya, M., Kaneko, K.: `A CMOS floating point multiplier', IEEE ISSCC, digest of technical papers, February 1984, p. 90–91.
    7. 7)
      • Synopsys Inc., Mountain View, CA, 1995.
    8. 8)
      • N.H. Weste , K. Eshraghian . (1985) Principles of CMOS VLSI design, Asystems perspective.
    9. 9)
      • 11 The Mathworks Inc., MA, 1996.
    10. 10)
      • 8 Qualcomm Q2334, technical data sheet, June 1991.
    11. 11)
      • J. Tierney , C.M. Rader , B. Gold . A digital frequency synthesizer. IEEE Trans. Audio Electroacoust. , 48 - 56
    12. 12)
      • W.A. Chren . RNS-based enhancements for direct digital frequency synthesis. IEEE Trans. Circuits Systems. II: Analog Digit. Signal Process. , 516 - 524
    13. 13)
      • H.T. Nicholas , H. Samueli . A 150 MHz direct digital frequency synthesizer in1.25 µm CMOS with –90 dBc spurious performance. IEEE J. Solid-State Circuits , 1959 - 1969
    14. 14)
      • , : `Analog Devices, data converter reference manual', 1992.
    15. 15)
      • V. Manassewitsch . (1979) Frequency synthesizers, theory and design.
    16. 16)
      • D. Sunderland , R. Strauch , S. Wharfield , H. Peterson , C. Cole . CMOS/SOS frequency synthesizer LSI circuit for spread spectrum communications. IEEE J. Solid-State Circuits , 497 - 505
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cds_20010158
Loading

Related content

content/journals/10.1049/ip-cds_20010158
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading