Generation of optimised fault lists for simulation of analogue circuits and test programs

Access Full Text

Generation of optimised fault lists for simulation of analogue circuits and test programs

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Circuits, Devices and Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© IEE
Published

The definition of a universally acceptable analogue fault model has been a major obstacle to the acceptance, by industry, of any of the new test and testability techniques that have been proposed for analogue and mixed-signal circuits. This is largely because analogue faults are difficult to model and very time consuming to simulate. Previous independent research has demonstrated how inductive fault analysis can be used to reduce the size of a fault set and how circuit sensitivity analysis can be employed to ascertain what constitutes a fault for each circuit component. The authors combine these two principles by first employing an inductive fault analysis to eliminate faults which are unlikely to occur from the fault set, and then employing a circuit sensitivity analysis to eliminate from the remaining set ‘faults’ which have no effect on circuit functionality. As a result, fault simulation becomes a significantly less onerous task and the evaluation and comparison of test programs and techniques can be achieved much more conveniently.

Inspec keywords: sensitivity analysis; circuit optimisation; integrated circuit testing; analogue integrated circuits; fault simulation; circuit simulation

Other keywords: inductive fault analysis; optimised fault lists; test programs; testability techniques; fault set; analogue circuits; fault simulation; circuit sensitivity analysis; analogue faults; circuit functionality

Subjects: Electronic engineering computing; Analogue circuits; Computer-aided circuit analysis and design; Semiconductor integrated circuit design, layout, modelling and testing; Analogue circuit design, modelling and testing

References

    1. 1)
      • Bell, M., Eckersall, K., Spinks, S.J., Taylor, G.: `Fault oriented test and fault simulation of mixed signal integrated circuits', Proceedings of international symposium on Circuits and systems, 1995, p. 389–392.
    2. 2)
      • Olbrich, T., Perez, J., Grout, I.A., Richardson, A.M., Ferrer, C.: `Defect-oriented vs schematic-level based fault simulation for mixed-signalICs', Proceedings of IEEE international Test conference, 1996, p. 511–521.
    3. 3)
      • V. Brygilewicz , J. Wojciechowski . Time-domain fault diagnosis of analogue circuits in the presence of noise. IEE Proc. Circuits Devices Syst. , 125 - 128
    4. 4)
      • Arabi, K., Kaminska, B.: `Oscillation built-in self test (OBIST) scheme forfunctional and structural testing of analog and mixed-signal integrated circuits', Proceedings of international Test conference, 1997.
    5. 5)
      • B. Balivada , H. Zheng , N. Nagi , A. Chatterjee , J.A. Abraham . A unified approach to fault simulation of linear mixed-signal circuits. J. Electron. Test., Theory Appl. , 29 - 41
    6. 6)
      • S. Walker . VLASIC: a catastrophic fault yield simulator for integrated circuits. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. , 541 - 556
    7. 7)
      • Soma, M.: `An experimental approach to analogue fault models', Proceedings of IEEE Custom integrated circuits conference, 1991, p. 13.6.1–13.6.3.
    8. 8)
      • F. Barson . Diffusion pipes in NPN structures. J. Electrochem. Soc. , 2 , 304 - 307
    9. 9)
      • D. Taylor . Transient response testing of analogue components in mixed-signal systems:a review. IEE Proc. Circuits Devices Syst. , 314 - 318
    10. 10)
      • N. Nagi , J.A. Abraham . Hierarchical fault modeling for linear analog circuits. J. Analog Integr. Circuits Signal Process. , 89 - 99
    11. 11)
      • Jaworski, Z., Niewczas, M., Kuzmicz, W.: `Extension of inductive fault analysis to parametric faults in analogcircuits with application to test generation', IEEE VLSI Test symposium, 1997.
    12. 12)
      • Vázquez, D., Rueda, A., Huertas, J.L.: `Reducing the impact of DfT on the performance of analog integrated circuits:improved SW-opamp design', Proceedings of IEEE VLSI Test symposium, 1996, p. 42–47.
    13. 13)
      • Meixner, M., Maly, M.: `Fault modelling for the testing of mixed integrated circuits', Proceedings of international Test conference, 1991, p. 564–572.
    14. 14)
      • Zheng, H., Balivada, A., Abraham, J.A.: `A novel test generation approach for parametric faults in linear analogcircuits', Proceedings of IEEE VLSI Test symposium, 1996, p. 470–475.
    15. 15)
      • Atzema, M., Zwemstra, T.: `Exploit analog IFA to improve specification based tests', Proceedings of ED AND TC, 1996.
    16. 16)
      • Devarayandurg, G., Soma, M.: `Analytical fault modelling and statistic test generation for analogueICs', Proceedings of IEEE/ACM international conference on Computeraided design, 1994, p. 44–47.
    17. 17)
      • F. Barson . Emitter collector shorts in bipolar devices. IEEE J. Solid-State Circuits , 4 , 505 - 510
    18. 18)
      • Arabi, K., Kaminska, B.: `Parametric and catastrophic fault coverage of analog circuits in oscillation-testmethodology', Proceedings of IEEE VLSI Test symposium, 1997.
    19. 19)
      • A. Milne , D. Taylor , K.A. Naylor . Assessing fault coverage when testing analogue circuits. IEE Proc. Circuits Devices Syst. , 1 , 1 - 4
    20. 20)
      • Olbrich, T., Grout, I., Eben, Y., Aimine, F., Richardson, A.M., Contensou, J.: `IC product quality estimation through IFA based fault simulation', Proceedings of European Design and test conference, 1997, Paris, p. 573–580.
    21. 21)
      • Prieto, J.A., Rueda, A., Grout, I., Peralias, E., Huertas, J.L., Richardson, A.M.: `An approach to realistic fault prediction and layout design for testabilityinanalogue circuits', Proceedings of the Design, automation & test in Europeconference, 1998, p. 905–912.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cds_19990691
Loading

Related content

content/journals/10.1049/ip-cds_19990691
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading