Parallel event-driven MOS timing simulator on distributed memory multiprocessors
Parallel event-driven MOS timing simulator on distributed memory multiprocessors
- Author(s): W.-H. Hsieh ; S.-J. Jou ; C.-C. Su
- DOI: 10.1049/ip-cds:19960569
For access to this article, please select a purchase option:
Buy article PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
Thank you
Your recommendation has been sent to your librarian.
- Author(s): W.-H. Hsieh 1 ; S.-J. Jou 1 ; C.-C. Su 1
-
-
View affiliations
-
Affiliations:
1: Department of Electrical Engineering, National Central University, Chung-Li, Republic of China
-
Affiliations:
1: Department of Electrical Engineering, National Central University, Chung-Li, Republic of China
- Source:
Volume 143, Issue 4,
August 1996,
p.
207 – 212
DOI: 10.1049/ip-cds:19960569 , Print ISSN 1350-2409, Online ISSN 1359-7000
PMOTA, a parallel event-driven relaxation-based timing simulator of MOS circuits on distributed memory multiprocessors, is proposed. Two new schemes, one a static data distribution and dynamic event assignment, the other a global synchronism local asynchronism scheme, are derived to reduce the communication overhead and achieve high speedup ratio, high processor utilisation, and balanced load among processor elements. Implementation results show that parallel simulations on a distributed memory multiprocessor are feasible for large-scale circuit simulation.
Inspec keywords: MOS digital integrated circuits; circuit analysis computing; timing circuits; parallel programming; parallel architectures; distributed memory systems
Other keywords:
Subjects: Parallel programming and algorithm theory; Parallel architecture; Other MOS integrated circuits; Computer-aided circuit analysis and design; Parallel programming; Electronic engineering computing; Distributed systems software
References
-
-
1)
- Nagel, W.: ‘SPICE, a computer program to simulatesemiconductorcircuits’. University of California, Berkeley, memorandum ERLM 5220,May, 1975.
-
2)
- P. Odent , L.J.M. Claesen , H. De Man . Acceleration ofrelaxation-based circuit simulation using a multiprocessor system. IEEE Trans. , 10 , 1063 - 1072
-
3)
- Brglez, F., Fujiwara, H.: `A neural netlist of 10 combinationalbenchmark circuits and a target translator in Fortran', Proceedings of ISCAS,special session on ATPG and fault simulation, June 1985, Kyoto, Japan.
-
4)
- R.A. Saleh , K. Gallivan , I. Hajj , M.-C. Chang , D. Smart , T. Trick . Parallel circuit simulation on supercomputers. Proc. IEEE , 1915 - 1931
-
5)
- Wen, C.-P., Yelick, K.A.: `Parallel timing simulationon a distributed memory multiprocessor', Proceedings of ICCAD, 1993, p. 130–135.
-
6)
- Johnson, T., Ruehli, A.: `Parallel waveform relaxation of circuitswith global feedback loops', Proceedings of 29th DAC, 1992, p. 12–15.
-
7)
- L. Peterson , S. Mattisson . The design and implementationof a concurrent circuit simulation program for multicomputers. IEEE Trans. , 17 , 1004 - 1014
-
8)
- A.R. Newton , A.L. Sangiovanni-Vincentelli . Relaxation-based electrical simulation. IEEE Trans. , 1184 - 1207
-
9)
- P. Agrawal . Concurrency and communication in hardwaresimulators. IEEE Trans. , 4 , 617 - 623
-
10)
- E.Z. Xia , R.A. Saleh . Parallel waveform-newton algorithms forcircuit simulation. IEEE Trans. , 4 , 432 - 442
-
11)
- P.F. Cox , R.G. Burch , D.E. Hocevar , P. Yang , B.D. Epler . Direct circuit simulation algorithms for parallel processing. IEEE Trans. , 6 , 714 - 725
-
12)
- Abramovici, M., Levendel, Y.H., Menon, P.R.: `A logic simulation engine', Proceedings of 19th DAC, 1982, p. 65–73.
-
13)
- G.-G. Hung , Y.-C. Wen , K.A. Gallivan , R.A. Saleh . Improving the performance of parallel relaxation-basedcircuit simulators. IEEE Trans. , 11 , 1762 - 1774
-
14)
- Saleh, R.A., White, J., Vincentelli, A.S., Newton, A.R.: `Accelerating relaxation algorithms for circuit simulation usingwaveform-newton, iterative step size refinement and paralleltechniques', Proceedings of ICCAD, 1985, p. 5–7.
-
15)
- Jacob, G.K., Newton, A.R., Pederson, D.O.: `Direct-method circuit simulation using multi-processors', Proceedings of ISCAS, 1986, p. 170–173.
-
16)
- Hung, G.G., Gallivan, K., Saleh, R.: `Parallel circuit simulation basedon nonlinear relaxation methods', Proceedings of ISCAS, 1991, p. 2284–2287.
-
17)
- Chang, M.-C., Hajj, I.N.: `IPRIDE: A parallel integrated circuitsimulator using direct method', Proceedings of ICCAD, 1988, p. 304–307.
-
18)
- W.Z. Shen , S.J. Jou , Y.S. Tao . EMOTA: An event-drivenMOS timing simulator for VLSI circuit. IEE Proc. G , 4 , 279 - 291
-
1)
Related content
