A unique method of using inertial cancellation in the detection of set-up and hold-time violations in flip-flops and other memory-like elements is described, together with an effective technique of modelling sources so that each queues at most one event at any time. Results are presented showing a test circuit failing to operate correctly as a result of timing violations, correctly simulated by these modelling techniques.
References
-
-
1)
-
Breuer, M.A., Parker, A.C.: `Digital system simulation; current status and future trends', Proceedings of 18th ACM/IEEE Design Automation Conference, 1981, p. 269–275.
-
2)
-
Hirikawa, K., Shiraki, N., Muraoka, M.: `Logic simulation for LSI', Proceedings of 19th ACM/IEEE Design Automation Conference, 1982, p. 755–762.
-
3)
-
Hirschon, S.S., Hommel, M.B., Bures, C.: `Functional simulation in FANSIM3 – algorithms, data structures andresults', Proceedings of 18th ACM/IEEE Design Automation Conference, 1981, p. 248–255.
-
4)
-
System HILO-4 HISIM reference manual. (GenRad Ltd., Maidenhead,Berks, UK, 1991).
-
5)
-
Ulrich, E.: `Table look up techniques for fast and flexible digital logic simulation', Proceedings of 17th ACM/IEEE Design Automation Conference, 1980, p. 560–563.
-
6)
-
J.B. Gosling
.
(1993)
Simulation in the design of digital electronic systems.
-
7)
-
Sherwood, W.: `A MOS modelling technique for 4-state true-value hierarchical logic simulation', Proceedings of 18th ACM/IEEE Design Automation Conference, 1981, p. 775–785.
-
8)
-
Krodel, T.H., Antreich, K.J.: `An accurate model for ambiguity delay simulation', Proceedings of IEEE European Design Automation Conference, 1990, p. 563–567.
-
9)
-
A.D. Brown ,
K.G. Nichols ,
M. Zwolinski
.
Issues in the design of a logic simulator: an improved caching techniquefor event queue management.
IEE Proc.-Circuits, Devices Syst.
,
5 ,
293 -
298
-
10)
-
Kjelkerud, E., Thessen, O.: `Methods of modelling devices for logic simulation', Proceedings of 16th ACM/IEEE Design Automation Conference, 1979, p. 235–241.
-
11)
-
Ulrich, E., Herbet, D.: `Speed and accuracy in digital network simulation based on structuralmodelling', Proceedings of 19th ACM/IEEE Design Automation Conference, 1982, p. 587–593.
-
12)
-
A.D. Brown ,
M. Zwolinski ,
K.G. Nichols ,
T.J. Kazmierski
.
Confidence in mixed-mode simulation.
Computer-Aided Design
,
2 ,
115 -
118
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cds_19960013
Related content
content/journals/10.1049/ip-cds_19960013
pub_keyword,iet_inspecKeyword,pub_concept
6
6