An implementation of ternary memory elements is presented. Different synchronous triflops are described and their experimental realisation is discussed. Also asynchronous memory elements based on the self-synchronisation of synchronous triflops are introduced. These triflops have been selected in order to have flexible ternary memory elements with simple excitation equations.
Inspec keywords: multivibrators; field effect integrated circuits; integrated memory circuits; integrated logic circuits; ternary logic
Other keywords:
Subjects: Logic circuits; Semiconductor storage; CMOS integrated circuits; Logic and switching circuits; Memory circuits; Storage system design
References
-
-
1)
- J.L. Huertas , J.I. Acha . , Jk multistable: A generalization of the binary J-K flip-flop IEEE Computer Society Repository.
-
2)
- J.L. Huertas , J.I. Acha , J.M. Carmona . Implementation of some ternary operators with c.m.o.s. integrated circuits. Electron. Lett. , 385 - 386
-
3)
- Wojcik, A.S.: `Multi-valued asynchronous circuits', Symposium on multi-valued logic, May 1973, p. 217–227, Conference Record.
-
4)
- D.I. Porat . Three-valued digital systems. Proc. IEE , 6 , 947 - 954
-
5)
- J.I. Acha , J.L. Huertas . On input and next-state equations of the R-S type M-stable. IEEE Trans. , 759 - 763
-
6)
- T.A. Irving , S.G. Shiva , H.T. Nagle . Flip-flops for multiple-valued logic. IEEE Trans. , 237 - 246
-
7)
- Mouftah, H.T., Jordan, I.B.: `Integrated circuits for ternary logic', Proceedings of the 1974 International Symposium on multiple-valued logic, May 1974, p. 285–302.
-
8)
- Z.G. Vranesic , K.C. Smith . Engineering aspects of multi-valued logic systems. Computer , 34 - 41
-
9)
- J.L. Huertas , J.I. Acha . Self-synchronization of asynchronous sequential circuits employing a general clock function. IEEE Trans. , 297 - 300
-
10)
- Huertas, J.L., Acha, J.I.: `Synthesis of P-valued asynchronous sequential circuits by using a general clock function', Proceedings of the sixth international symposium on multiple-valued logic, May 1976, p. 102–109.
-
11)
- J.I. Acha , J.L. Huertas . Master-slave T-cyclic multistable. Anales de Fisica , 93 - 96
-
12)
- (1974) , MCMOS handbook.
-
13)
- Druzeta, A., Sedra, A.S.: `Multithreshold circuits in the design of multi-state storage elements', Conference Record of the 1973 International Symposium on multiple-valued logic, May 1973, p. 49–58.
-
14)
- H.T. Mouftah , I.B. Jordan . Implementation of a 3-valued logic with c.m.o.s. integrated circuits. Electron. Lett. , 441 - 442
-
15)
- Higuchi, T., Kameyama, M.: `Static-hazard-free T-gate for ternary memory element and its application to ternary counters', Proceedings of the Sixth International Symposium on multiple-valued logic, May 1976, p. 127–134.
-
16)
- Mouftah, H.T., Jordan, I.B.: `A design technique for an integrable ternary arithmetic nuit', Proceedings of the 1975 International Symposium on multiple-valued logic, May 1975, p. 359–372.
-
17)
- H.Y.H. Chuang , S. Das . Synthesis of multiple-input change asynchronous machines using controlled excitation and flip-flops. IEEE Trans. , 1103 - 1108
-
18)
- (1973) , MCMOS integrated circuits date book.
-
19)
- C.Y. Lee , W.H. Chen . Several-valued combinational switching circuit. AIEE Trans. , 278 - 283
-
20)
- A. Druzeta , Z.G. Vranesic , A.S. Sedra . Application of multi-threshold elements in the realization of manyvalued logic networks. IEEE Trans. , 1194 - 1198
-
1)
Related content