http://iet.metastore.ingenta.com
1887

Design and implementation of tristables using c.m.o.s. integrated circuits

Design and implementation of tristables using c.m.o.s. integrated circuits

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Journal on Electronic Circuits and Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

An implementation of ternary memory elements is presented. Different synchronous triflops are described and their experimental realisation is discussed. Also asynchronous memory elements based on the self-synchronisation of synchronous triflops are introduced. These triflops have been selected in order to have flexible ternary memory elements with simple excitation equations.

References

    1. 1)
      • D.I. Porat . Three-valued digital systems. Proc. IEE , 6 , 947 - 954
    2. 2)
      • Mouftah, H.T., Jordan, I.B.: `Integrated circuits for ternary logic', Proceedings of the 1974 International Symposium on multiple-valued logic, May 1974, p. 285–302.
    3. 3)
      • Mouftah, H.T., Jordan, I.B.: `A design technique for an integrable ternary arithmetic nuit', Proceedings of the 1975 International Symposium on multiple-valued logic, May 1975, p. 359–372.
    4. 4)
      • T.A. Irving , S.G. Shiva , H.T. Nagle . Flip-flops for multiple-valued logic. IEEE Trans. , 237 - 246
    5. 5)
      • Higuchi, T., Kameyama, M.: `Static-hazard-free T-gate for ternary memory element and its application to ternary counters', Proceedings of the Sixth International Symposium on multiple-valued logic, May 1976, p. 127–134.
    6. 6)
      • Druzeta, A., Sedra, A.S.: `Multithreshold circuits in the design of multi-state storage elements', Conference Record of the 1973 International Symposium on multiple-valued logic, May 1973, p. 49–58.
    7. 7)
      • Z.G. Vranesic , K.C. Smith . Engineering aspects of multi-valued logic systems. Computer , 34 - 41
    8. 8)
      • A. Druzeta , Z.G. Vranesic , A.S. Sedra . Application of multi-threshold elements in the realization of manyvalued logic networks. IEEE Trans. , 1194 - 1198
    9. 9)
      • H.T. Mouftah , I.B. Jordan . Implementation of a 3-valued logic with c.m.o.s. integrated circuits. Electron. Lett. , 441 - 442
    10. 10)
      • Wojcik, A.S.: `Multi-valued asynchronous circuits', Symposium on multi-valued logic, May 1973, p. 217–227, Conference Record.
    11. 11)
      • J.I. Acha , J.L. Huertas . Master-slave T-cyclic multistable. Anales de Fisica , 93 - 96
    12. 12)
      • J.L. Huertas , J.I. Acha . , Jk multistable: A generalization of the binary J-K flip-flop IEEE Computer Society Repository.
    13. 13)
      • J.L. Huertas , J.I. Acha , J.M. Carmona . Implementation of some ternary operators with c.m.o.s. integrated circuits. Electron. Lett. , 385 - 386
    14. 14)
      • J.L. Huertas , J.I. Acha . Self-synchronization of asynchronous sequential circuits employing a general clock function. IEEE Trans. , 297 - 300
    15. 15)
      • Huertas, J.L., Acha, J.I.: `Synthesis of P-valued asynchronous sequential circuits by using a general clock function', Proceedings of the sixth international symposium on multiple-valued logic, May 1976, p. 102–109.
    16. 16)
      • C.Y. Lee , W.H. Chen . Several-valued combinational switching circuit. AIEE Trans. , 278 - 283
    17. 17)
      • J.I. Acha , J.L. Huertas . On input and next-state equations of the R-S type M-stable. IEEE Trans. , 759 - 763
    18. 18)
      • H.Y.H. Chuang , S. Das . Synthesis of multiple-input change asynchronous machines using controlled excitation and flip-flops. IEEE Trans. , 1103 - 1108
    19. 19)
      • (1974) , MCMOS handbook.
    20. 20)
      • (1973) , MCMOS integrated circuits date book.
http://iet.metastore.ingenta.com/content/journals/10.1049/ij-ecs.1977.0009
Loading

Related content

content/journals/10.1049/ij-ecs.1977.0009
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address