http://iet.metastore.ingenta.com
1887

Modelling and simulation of synchro and synchro-to-digital converter for electrical motor drives

Modelling and simulation of synchro and synchro-to-digital converter for electrical motor drives

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Science, Measurement & Technology — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

In this study, modelling and simulation of synchro and synchro-to-digital converter (SDC) are presented. This study is useful to estimate the shaft position and speed of induction motor using SDC through a synchro. The SDC uses scott-T circuit to convert three signals of synchro into two signals format. The position information of synchro shaft is present in peak amplitudes of scott-T outputs. A demodulator circuit is designed to extract the peak amplitude levels. The quadrant in which the shaft angle falls is determined by quadrant detector. On the basis of the peak amplitude levels and quadrant information, the synchro shaft angle is computed. This method provides shaft position and speed in digital form. The reuse of quadrant detector in the evaluation of shaft speed shows the effectiveness of the proposed scheme.

References

    1. 1)
      • 1. Boyes, G.S.: ‘Synchro and resolver conversion’ (Memory Devices Ltd., UK, 1980).
    2. 2)
      • 2. Rice, J.C., Tucker, T.A.: ‘Synchro-to-digital converter’. U.S. Patent 4031531, 1977.
    3. 3)
      • 3. Vlahu, S.P.: ‘Direct resolver to digital converter’. U.S. Patent 5912638, 1999.
    4. 4)
      • 4. Vlahu, S.P.: ‘Variable reluctance resolver to digital converter’. U.S. Patent 5949359, 1999.
    5. 5)
    6. 6)
    7. 7)
    8. 8)
    9. 9)
    10. 10)
    11. 11)
    12. 12)
    13. 13)
    14. 14)
      • 14. Deepak, C., Kishore, G.V., Amarendra, G., et al: ‘Synchro-to-digital converter using digital peak detection method’, Int. J. Comput. Technol. Electron. Eng., 2013, 3, (1), pp. 3138.
    15. 15)
    16. 16)
      • 16. Deepak, C., Kishore, G.V., Amarendra, G., et al: ‘A linear approach for synchro-to-DC converter using pulse width modulation’, IEEE Int. Conf. on Advanced Electronic Systems, Pilani, India, September 2013, pp. 207211.
    17. 17)
    18. 18)
      • 18. Laplante, P.A.: ‘Real time systems design and analysis’ (Wiley-India edition, New Delhi, 2005).
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-smt.2014.0288
Loading

Related content

content/journals/10.1049/iet-smt.2014.0288
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address