access icon free Gain compensation approach for low-voltage ride-through and dynamic performance improvement of three-phase type-3 PLL

© The Institution of Engineering and Technology
Received 07/10/2019, Accepted 28/01/2020, Revised 06/01/2020, Published 19/02/2020

Despite the ability of type-3 phase-locked loop (PLL) to provide zero steady-state error when a three-phase voltage experiences frequency ramp change, its major drawback is slow dynamic performance and instability during voltage sag condition. In this paper, by obtaining the linearised model of PLL, instability associated with the presence of voltage amplitude within the PLL control loop is illustrated. Furthermore, analysis of two common techniques employed in improving PLL stability (high phase margin design and use of phase-lead compensator) is presented and their inapplicability to three-phase type-3 PLL is revealed. Thus, to address the said problems, a gain compensation technique is proposed in this paper. In the proposed approach, the PLL loop gain is adjusted by inserting a DC gain within the PLL control loop when the frequency of supply voltage deviates from its nominal value. The inserted DC gain compensates for reduction in voltage amplitude within the PLL control loop, thus, enhancing PLL's stability especially during voltage sags. Also, the gain increases PLL's bandwidth thereby improving its estimation speed. Effectiveness of the proposed solution is confirmed through experimental studies and it is compared with five existing type-3 PLL schemes and a type-2 PLL.

Inspec keywords: power system parameter estimation; power grids; power system stability; dynamic response; linearisation techniques; power supply quality; gain control; phase locked loops

Other keywords: three-phase voltage; voltage sag condition; low-voltage ride-through; phase-lead compensator; PLL's stability; PLL loop gain; voltage amplitude; dynamic performance improvement; PLL stability; type-2 PLL; PLL control loop; instability; three-phase type-3 PLL; gain compensation technique; PLL's bandwidth; type-3 phase-locked loop; DC gain compensates; high phase margin design; slow dynamic performance

Subjects: Stability in control theory; Power system control; Power supply quality and harmonics; Control system analysis and synthesis methods; Modulators, demodulators, discriminators and mixers; Control of electric power systems

References

    1. 1)
      • 1. Shin, D., Lee, K.-J., Lee, J.-P., et al: ‘Implementation of fault ride-through techniques of grid-connected inverter for distributed energy resources with adaptive low-pass notch PLL’, IEEE Trans. Power Electron., 2015, 30, (5), pp. 2859–2871.
    2. 2)
      • 26. Gardner, F.M.: ‘Phaselock techniques’ (John Wiley & Sons, USA, 2005).
    3. 3)
      • 4. Golestan, S., Guerrero, J.M., Vasquez, J.C.: ‘Three-phase PLLs: a review of recent advances’, IEEE Trans. Power Electron., 2017, 32, (3), pp. 1894–1907.
    4. 4)
      • 10. Belega, D., Petri, D.: ‘Performance of synchrophasor measurements provided by the weighted least squares approach’. 2013 IEEE Int. Instrumentation and Measurement Technology Conf. (I2MTC), Minneapolis, MN, USA, 2013, pp. 946–951.
    5. 5)
      • 15. Kamata, M., Shono, T., Saba, T., et al: ‘Third-order phase-locked loops using dual loops with improved stability’. 1997 IEEE Pacific Rim Conf. on Communications, Computers and Signal Processing, PACRIM. 10 Years Networking the Pacific Rim, 1987-1997, Victoria, BC, USA, 1, 1997, pp. 338–341.
    6. 6)
      • 19. Committee, I.S.C., et al: ‘IEEE standard for interconnecting distributed resources with electric power systems’, IEEE Std1547-2003, 2009.
    7. 7)
      • 6. Golestan, S., Monfared, M., Freijedo, F.D., et al: ‘Advantages and challenges of a type-3 PLL’, IEEE Trans. Power Electron., 2013, 28, (11), pp. 4985–4997.
    8. 8)
      • 24. Freijedo, F.D., Yepes, A.G., Lopez, O., et al: ‘Three-phase PLLs with fast postfault retracking and steady-state rejection of voltage unbalance and harmonics by means of lead compensation’, IEEE Trans. Power. Electron., 2011, 26, (1), pp. 85–97.
    9. 9)
      • 25. Golestan, S., Guerrero, J.M., Abusorrah, A.M.: ‘MAF-PLL with phase-lead compensator’, IEEE Trans. Ind. Electron., 2015, 62, (6), pp. 3691–3695.
    10. 10)
      • 2. Gao, S., Barnes, M.: ‘Phase-locked loops for grid-tied inverters: comparison and testing’. 8th IET Int. Conf. on Power Electronics, Machines and Drives (PEMD 2016), 2016.
    11. 11)
      • 21. Yazdani, D., Mojiri, M., Bakhshai, A., et al: ‘A fast and accurate synchronization technique for extraction of symmetrical components’, IEEE Trans. Power. Electron., 2009, 24, (3), pp. 674–684.
    12. 12)
      • 12. Aravind, C., Rani, B.I., Chakkarapani, M., et al: ‘Performance evaluation of type-3 plls under wide variation in input voltage and frequency’, IEEE J. Emerg. Sel. Top. Power Electron., 2017, 5, (3), pp. 971–981.
    13. 13)
      • 3. Golestan, S., Freijedo, F.D., Vidal, A., et al: ‘A quasi-type-1 phase-locked loop structure’, IEEE Trans. Power Electron., 2014, 29, (12), pp. 6264–6270.
    14. 14)
      • 5. Kanjiya, P., Khadkikar, V., El Moursi, M.S.: ‘A novel type-1 frequency-locked loop for fast detection of frequency and phase with improved stability margins’, IEEE Trans. Power Electron., 2016, 31, (3), pp. 2550–2561.
    15. 15)
      • 13. Rani, B.I., Aravind, C., Ilango, G.S., et al: ‘A three phase PLL with a dynamic feed forward frequency estimator for synchronization of grid connected converters under wide frequency variations’, Int. J. Electr. Power Energy Syst., 2012, 41, (1), pp. 63–70.
    16. 16)
      • 20. Rodrguez, P., Pou, J., Bergas, J., et al: ‘Decoupled double synchronous reference frame PLL for power converters control’, IEEE Trans. Power Electron, 2007, 22, (2), pp. 584–592.
    17. 17)
      • 7. Kanjiya, P., Khadkikar, V., El Moursi, M.S.: ‘Obtaining performance of type-3 phase-locked loop without compromising the benefits of type-2 control system’, IEEE Trans. Power Electron., 2018, 33, (2), pp. 1788–1796.
    18. 18)
      • 8. Meral, M.E., Çelk, D.: ‘A comprehensive survey on control strategies of distributed generation power systems under normal and abnormal conditions’, Annu. Rev. Control, 2019, 47, pp. 112–132.
    19. 19)
      • 9. Meral, M.E., Çelik, D.: ‘Benchmarking simulation and theory of various plls produce orthogonal signals under abnormal electric grid conditions’, Electr. Eng., 2018, 100, (3), pp. 1805–1817.
    20. 20)
      • 18. Altin, M., Göksu, Ö, Teodorescu, R., et al: ‘Overview of recent grid codes for wind power integration’. 2010 12th Int. Conf. Optimization of Electrical and Electronic Equipment (OPTIM), Brasov, Romania, 2010, pp. 1152–1160.
    21. 21)
      • 17. Tsili, M., Papathanassiou, S.: ‘A review of grid code technical requirements for wind farms’, IET Renew. Power Gener., 2009, 3, (3), pp. 308–332.
    22. 22)
      • 16. Hadjidemetriou, L., Kyriakides, E., Blaabjerg, F.: ‘An adaptive phase-locked loop algorithm for faster fault ride through performance of interconnected renewable energy sources’. 2013 IEEE Energy Conversion Congress and Exposition (ECCE), Denver, CO, USA, 2013, pp. 2619–2626.
    23. 23)
      • 22. Hadjidemetriou, L., Kyriakides, E., Blaabjerg, F.: ‘A new hybrid PLL for interconnecting renewable energy systems to the grid’, IEEE Trans. Ind. Appl., 2013, 49, (6), pp. 2709–2719.
    24. 24)
      • 23. Machida, H., Kambara, M., Tanaka, K., et al: ‘A motor speed control system using a hybrid of dual-loop PLL and feed-forward’. 2010 11th IEEE Int. Workshop on Advanced Motion Control (AMC), Nagaoka, Japan, 2010, pp. 185–190.
    25. 25)
      • 14. Liccardo, F., Marino, P., Raimondo, G.: ‘Robust and fast three-phase PLL tracking system’, IEEE Trans. Ind. Electron., 2011, 58, (1), pp. 221–231.
    26. 26)
      • 11. Varghese, S.T., Rajagopal, K.: ‘Economic and efficient induction motor controller for electric vehicle using improved scalar algorithm’. IEEE Int. Conf. on Power Electronics, Intelligent Control and Energy Systems (ICPEICES), Delhi, India, 2016, pp. 1–7.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-pel.2019.1174
Loading

Related content

content/journals/10.1049/iet-pel.2019.1174
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading