http://iet.metastore.ingenta.com
1887

Reliability and energy sharing analysis of a fault-tolerant multilevel inverter topology

Reliability and energy sharing analysis of a fault-tolerant multilevel inverter topology

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Power Electronics — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Photovoltaic (PV) systems, especially which are installed in the remote areas, stand in need for a highly reliable system. A high failure rate of the semiconductor switches and capacitors yields a very low reliability of the inverters used in the PV system. Conventional two-level inverters are replaced by multilevel inverters (MLIs) to effectively improve the output quality waveform. However, MLIs incorporate a high device count in their architecture which further impairs the reliability of the PV system. Recent research has focused on developing fault-tolerant MLI topologies with reduced device count. However, the number of active devices and power losses, factors which are many of the times overlooked, are key in determining the reliability of the inverter. Here, the reliability of a novel fault-tolerant MLI topology is evaluated bearing in mind the effect of power losses on the junction temperature. Equal (or best) voltage source utilisation characteristics help in maintaining the uniform charge of the batteries. The concept of reliability is evaluated mathematically. The fault tolerance and even source utilisation of the proposed topology is verified through the obtained experimental results.

http://iet.metastore.ingenta.com/content/journals/10.1049/iet-pel.2018.5452
Loading

Related content

content/journals/10.1049/iet-pel.2018.5452
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address