access icon free Single-phase multilevel inverter based on switched-capacitor structure

This study proposes a new topology for multilevel inverters based on switched-capacitor structure. The proposed topology uses capacitor charged/discharged characteristic to boost the output voltage without employing magnetic elements. The proposed circuit configuration has fewer components, including switches, voltage sources, and capacitors comparing with the conventional similar topologies. A phase disposition pulse-width modulation method is used to enhance the output waveform quality of the proposed inverter. Nine-level and 17-level configurations are simulated. To verify the operating principle, the experimental results for a nine-level inverter topology are presented.

Inspec keywords: switched capacitor networks; PWM invertors

Other keywords: voltage sources; output waveform quality enhancement; nine-level inverter topology; capacitor charged-discharged characteristics; single-phase multilevel inverter; 17-level configurations; output voltage; phase disposition pulse-width modulation method; switched-capacitor structure

Subjects: Time varying and switched networks; Power electronics, supply and supervisory circuits

References

    1. 1)
      • 22. Liu, J., Wu, J., Zeng, J., et al: ‘A novel nine-level inverter employing one voltage source and reduced components as high-frequency ac power source’, IEEE Trans. Power Electron., 2017, 32, (4), pp. 29392947.
    2. 2)
      • 19. Babaei, E., Gowgani, S.S.: ‘Hybrid multilevel inverter using switched capacitor units’, IEEE Trans. Ind. Electron., 2014, 61, (9), pp. 46144621.
    3. 3)
      • 6. Barzegarkhoo, R., Zamiri, E., Vosoughi, N., et al: ‘Cascaded multilevel inverter using series connection of novel capacitor-based units with minimum switch count’, IET Power Electron., 2016, 9, (10), pp. 20602075.
    4. 4)
      • 14. Ounejjar, Y., Al-Haddad, K., Gregoire, L.A.: ‘Packed U cells multilevel converter topology: theoretical study and experimental validation’, IEEE Trans. Ind. Electron., 2011, 58, (4), pp. 12941306.
    5. 5)
      • 15. Najafi, E., Yatim, A.H.M.: ‘Design and implementation of a new multilevel inverter topology’, IEEE Trans. Ind. Electron., 2012, 59, (11), pp. 41484154.
    6. 6)
      • 27. Ren, L., Gong, C., He, K., et al: ‘Modified hybrid modulation scheme with even switch thermal distribution for H-bridge hybrid cascaded inverters’, IET Power Electron., 2017, 10, (2), pp. 261268.
    7. 7)
      • 5. Malinowski, M., Gopakumar, K., Rodriguez, J., et al: ‘A survey on cascaded multilevel inverters’, IEEE Trans. Ind. Electron., 2010, 57, (7), pp. 21972206.
    8. 8)
      • 12. Hinago, Y., Koizumi, H.: ‘A switched-capacitor inverter using series/parallel conversion with inductive load’, IEEE Trans. Ind. Electron., 2012, 59, (2), pp. 878887.
    9. 9)
      • 16. Kangarlu, M.F., Babaei, E.: ‘A generalized cascaded multilevel inverter using series connection of submultilevel inverters’, IEEE Trans. Power Electron., 2013, 28, (2), pp. 625636.
    10. 10)
      • 11. Babaei, E.: ‘A cascade multilevel converter topology with reduced number of switches’, IEEE Trans. Power Electron., 2008, 23, (6), pp. 26572664.
    11. 11)
      • 24. Shi, X., Wang, Z., Tolbert, L., et al: ‘A comparison of phase disposition and phase shift PWM strategies for modular multilevel converters’. Proc. IEEE Energy Conversion Congress and Exposition (ECCE'2013), Denver, Colorado, USA, 2013, pp. 40894096.
    12. 12)
      • 10. Ceglia, G., Guzman, V., Sanchez, C., et al: ‘A new simplified multilevel inverter topology for DC–AC conversion’, IEEE Trans. Power Electron., 2006, 21, (5), pp. 13111319.
    13. 13)
      • 18. Choi, J.S., Kang, F.S.: ‘Seven-level PWM inverter employing series-connected capacitors paralleled to a single dc voltage source’, IEEE Trans. Ind. Electron., 2015, 62, (6), pp. 34483459.
    14. 14)
      • 17. Ebrahimi, J., Babaei, E., Gharehpetian, G.B.: ‘A new multilevel converter topology with reduced number of power electronic components’, IEEE Trans. Ind. Electron., 2012, 59, (2), pp. 655667.
    15. 15)
      • 23. Ma, M., He, X., Cao, W., et al: ‘Optimised phase disposition pulse-width modulation strategy for hybrid-clamped multilevel inverters using switching state sequences’, IET Power Electron., 2015, 8, (7), pp. 10951103.
    16. 16)
      • 20. Barzegarkhoo, R., Kojabadi, H.M., Zamiry, E., et al: ‘Generalized structure for a single phase switched-capacitor multilevel inverter using a new multiple dc link producer with reduced number of switches’, IEEE Trans. Power Electron., 2016, 31, (8), pp. 56045617.
    17. 17)
      • 8. Gupta, K.K., Ranjan, A., Bhatnagar, P., et al: ‘Multilevel inverter topologies with reduced device count: a review’, IEEE Trans. Power Electron., 2016, 31, (1), pp. 135151.
    18. 18)
      • 7. Hajizadeh, M., Fathi, S.H.: ‘Selective harmonic elimination strategy for cascaded H-bridge five-level inverter with arbitrary power sharing among the cells’, IET Power Electron., 2016, 9, (1), pp. 95101.
    19. 19)
      • 1. Kouro, S., Malinowski, M., Gopakumar, K., et al: ‘Recent advances and industrial applications of multilevel converters’, IEEE Trans. Ind. Electron., 2010, 57, (8), pp. 25532580.
    20. 20)
      • 4. Khazraei, M., Sepahvand, H., Corzine, K.A., et al: ‘Active capacitor voltage balancing in single-phase flying-capacitor multilevel power converters’, IEEE Trans. Ind. Electron., 2012, 59, (2), pp. 769778.
    21. 21)
      • 25. McGrath, B.P., Grahame, D.: ‘Multicarrier PWM strategies for multilevel inverter’, IEEE Trans. Ind. Electron., 2002, 49, (4), pp. 858867.
    22. 22)
      • 9. Su, G.J.: ‘Multilevel DC-link inverter’, IEEE Trans. Ind. Appl., 2005, 41, (3), pp. 848854.
    23. 23)
      • 3. Nabae, A., Takahashi, I., Akagi, H.: ‘A new neutral-point-clamped PWM inverter’, IEEE Trans. Ind. Appl., 1981, IA-17, (5), pp. 518523.
    24. 24)
      • 2. Rodriguez, J., Lai, J.S., Peng, F.Z.: ‘Multilevel inverters: a survey of topologies, controls, and applications’, IEEE Trans. Ind Electron., 2002, 49, (4), pp. 724738.
    25. 25)
      • 21. Zamiri, E., Vosoughi, N., Hosseini, S.H., et al: ‘A new cascaded switched-capacitor multilevel inverter based on improved series–parallel conversion with less number of components’, IEEE Trans. Ind. Electron., 2016, 63, (6), pp. 35823594.
    26. 26)
      • 26. Mazumder, S. K.: ‘Hybrid modulation scheme for a high frequency ac link inverter’, IEEE Trans. Power. Electron., 2016, 31, (1), pp. 861870.
    27. 27)
      • 13. Tsunoda, A., Hinago, Y., Koizumi, H.: ‘Level- and phase-shifted PWM for seven-level switched-capacitor inverter using series/parallel conversion’, IEEE Trans. Ind. Electron., 2014, 61, (8), pp. 40114021.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-pel.2017.0857
Loading

Related content

content/journals/10.1049/iet-pel.2017.0857
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading