Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Zero-sequence voltage injected fault tolerant scheme for multiple open circuit faults in reduced switch count-based MLDCL inverter

© The Institution of Engineering and Technology
Received 08/07/2017, Accepted 05/01/2018, Revised 28/11/2017, Published 11/01/2018

Neutral shifting (NS) is a popular scheme to achieve fault tolerance operation (FTO) of multilevel inverters (MLIs) such as cascaded H-bridge (CHB). This fault tolerance scheme (FTS) can be realised with/without zero-sequence voltage injection. Among these, NS with zero-sequence injection FTS is relatively easier to implement. However, this scheme is not generalised for multiple open-circuit faults. Moreover, NS-FTS schemes are not directly applicable for fault tolerance of reduced switch count (RSC)-MLIs, as these inverters have limited redundancies. Therefore in this study, FTO for RSC-based multilevel dc-link (MLDCL) inverter using NS zero-sequence injection FTS is proposed for simultaneous failure of multiple switch faults. Generalised mathematical equations are derived to calculate the magnitude and phase angle of injected zero-sequence voltage for obtaining balanced line voltages with uniform power sharing among all healthy units. The proposed generalised NS-FTS with zero-sequence injection is implemented on three-phase 15-level MLDCL inverter for various fault conditions. The obtained simulation results are validated experimentally on nine-level MLDCL inverter.

Inspec keywords: invertors; fault tolerance; bridge circuits

Other keywords: neutral shifting; fault tolerance operation; magnitude angle; multiple open circuit faults; generalised mathematical equations; fault conditions; NS zero-sequence injection FTS; three-phase 15-level MLDCL inverter; nine-level MLDCL inverter; FTO; zero-sequence injection FTS; RSC-based multilevel dc-link inverter; reduced switch count-based MLDCL inverter; multilevel inverters; reduced switch count-MLI; RSC-based MLDCL inverter; balanced line voltages; zero-sequence voltage injected fault tolerant scheme; uniform power sharing; phase angle; cascaded H-bridge; CHB

Subjects: Power electronics, supply and supervisory circuits; DC-AC power convertors (invertors)

References

    1. 1)
      • 3. Speed, R., Wallace, A.K.: ‘Remedial strategies for brushless dc drive failures’, IEEE Trans. Ind. Appl., 2016, 26, (2), pp. 259–266.
    2. 2)
      • 5. Song, Y., Wang, B.: ‘Survey on reliability of power electronic systems’, IEEE Trans. Power Electron., 2013, 28, (1), pp. 591–604.
    3. 3)
      • 17. Lezana, P., Ortiz, G.: ‘Extended operation of cascade multicell converters under fault condition’, IEEE Trans. Ind. Electron., 2009, 56, (7), pp. 2697–2703.
    4. 4)
      • 8. Kastha, D., Bose, B.K.: ‘Investigation of fault modes of voltage-fed inverter system for induction motor drive’, IEEE Trans. Ind. Appl., 1994, 30, (4), pp. 1028–1038.
    5. 5)
      • 12. Welchko, B.A., Lipo, T.A., Jahns, T.M., et al: ‘Fault tolerant three-phase AC motor drive topologies: a comparison of features, cost, and limitations’, IEEE Trans. Power Electron., 2004, 19, (4), pp. 1108–1116.
    6. 6)
      • 1. Gupta, K.K., Ranjan, A., Bhatnagar, P., et al: ‘Multilevel inverter topologies with reduced device count: a review’, IEEE Trans. Power Electron., 2016, 31, (1), pp. 135–151.
    7. 7)
      • 6. Lezana, P., Pou, J., Meynard, T.A., et al: ‘Survey on fault operation on multilevel inverters’, IEEE Trans. Ind. Electron., 2010, 57, (7), pp. 2207–2218.
    8. 8)
      • 23. Su, G.-J.: ‘Multilevel DC-link inverter’, IEEE Trans. Ind. Appl., 2005, 41, (3), pp. 848–854.
    9. 9)
      • 15. Choi, U.M., Blaabjerg, F., Lee, K.B.: ‘Reliability improvement of a T-type three-level inverter with fault-tolerant control strategy’, IEEE Trans. Power Electron., 2015, 30, (5), pp. 2660–2673.
    10. 10)
      • 19. Aleenejad, M., Mahmoudi, H., Moamaei, P., et al: ‘A new fault-tolerant strategy based on a modified selective harmonic technique for three-phase multilevel converters with a single faulty cell’, IEEE Trans. Power Electron., 2016, 31, (4), pp. 3141–3150.
    11. 11)
      • 10. Kral, C., Kafka, K.: ‘Power electronics monitoring for a controlled voltage source inverter drive with induction machines’. 31st Annual IEEE Power Electronics Specialists Conf., 2000, vol. 1, pp. 213–217.
    12. 12)
      • 24. Sreenivasarao, D., Agarwal, P., Das, B.: ‘Performance evaluation of carrier rotation strategy in level-shifted pulse-width modulation technique’, IET Power Electron., 2014, 7, (3), pp. 667–680.
    13. 13)
      • 9. Sim, H.W., Lee, J.S., Lee, K.B.: ‘Detecting open-switch faults: using asymmetric zero-voltage switching states’, IEEE Ind. Appl. Mag., 2016, 22, (2), pp. 27–37.
    14. 14)
      • 20. Aleenejad, M., Mahmoudi, H., Ahmadi, R.: ‘Unbalanced space vector modulation with fundamental phase shift compensation for faulty multilevel converters’, IEEE Trans. Power Electron., 2016, 31, (10), pp. 7224–7233.
    15. 15)
      • 4. Zhang, W., Xu, D., Enjeti, P.N., et al: ‘Survey on fault-tolerant techniques for power electronic converters’, IEEE Trans. Power Electron., 2014, 29, (12), pp. 6319–6331.
    16. 16)
      • 2. Leon, J.I., Vazquez, S., Franquelo, L.G.: ‘Multilevel converters: control and modulation techniques for their operation and industrial applications’, Proc. IEEE, 2017, 105, (11), pp. 2066–2081.
    17. 17)
      • 11. Lu, B., Sharma, S.K.: ‘A literature review of IGBT fault diagnostic and protection methods for power inverters’, IEEE Trans. Ind. Appl., 2009, 45, (5), pp. 1770–1777.
    18. 18)
      • 25. Priya V. Sreenivasarao, Hari, D., Siva Kumar, G.: ‘Improved pulse-width modulation scheme for T-type multilevel inverter’, IET Power Electron., 2017, 10, (8), pp. 968–976.
    19. 19)
      • 16. Eaton, D., Rama, J., Hammond, P.: ‘Neutral shift [five years of continuous operation with adjustable frequency drives]’, IEEE Ind. Appl. Mag., 2003, 9, (6), pp. 40–49.
    20. 20)
      • 7. Bianchi, N., Bolognani, S., Zigliotto, M.: ‘Analysis of PM synchronous motor drive failures during flux weakening operation’. 27th IEEE Power Electronics Specialists Conf., 1996, vol. 2, pp. 1542–1548.
    21. 21)
      • 21. Aleenejad, M., Mahmoudi, H., Ahmadi, R.: ‘Multifault tolerance strategy for three-phase multilevel converters based on a half-wave symmetrical selective harmonic elimination technique’, IEEE Trans. Power Electron., 2017, 32, (10), pp. 7980–7989.
    22. 22)
      • 18. Maharjan, L., Yamagishi, T., Akagi, H., et al: ‘Fault-tolerant operation of a battery energy storage system based on a multilevel cascade PWM converter with star configuration’, IEEE Trans. Power Electron., 2010, 25, (9), pp. 2386–2396.
    23. 23)
      • 14. Ma, M., Hu, L., Chen, A., et al: ‘Reconfiguration of carrier-based modulation strategy for fault tolerant multilevel inverters’, IEEE Trans. Power Electron., 2007, 22, (5), pp. 2050–2060.
    24. 24)
      • 13. Peuget, R., Courtine, S., Rognon, J.-P.: ‘Fault detection and isolation on a PWM inverter by knowledge-based model’, IEEE Trans. Ind. Appl., 1998, 34, (6), pp. 1318–1326.
    25. 25)
      • 22. Kim, S.M., Lee, J.S., Lee, K.B.: ‘A modified level-shifted PWM strategy for fault-tolerant cascaded multilevel inverters with improved power distribution’, IEEE Trans. Ind. Electron., 2016, 63, (11), pp. 7264–7274.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-pel.2017.0472
Loading

Related content

content/journals/10.1049/iet-pel.2017.0472
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address