access icon free Digital pulse-width modulation controller based on fully table look-up for system-on-a-chip applications

Design and implementation of a fully table look-up digital pulse-width modulation (DPWM) controller for high-frequency DC–DC buck conversion is presented. The controller comprises a 1 bit analogue comparator, a digital error process unit and a fully table look-up multi-phase DPWM. The interface of analogue-to-digital conversion is performed with the analogue comparator. Moreover, the proposed programmable memory is based on the table look-up multi-phase approach for the functions of the proportional-integral-derivative (PID) compensation, which alleviates the penalty of using large chip-area multipliers. As a result, the approach is very suitable for system-on-a-chip (SOC) implementation. A prototype test chip is realised to validate the mechanism of the proposed architecture.

Inspec keywords: digital control; storage management chips; pulse width modulation; analogue-digital conversion; table lookup; DC-DC power convertors; multiplying circuits; system-on-chip; three-term control

Other keywords: word length 1 bit; prototype test chip; analogue-to-digital conversion; system-on-a-chip applications; large chip-area multipliers; PID compensation function; high-frequency DC–DC buck conversion; digital error process unit; analogue comparator; table look-up multiphase approach; fully table look-up digital pulse-width modulation controller; programmable memory; fully table look-up multiphase DPWM controller

Subjects: Logic circuits; Logic and switching circuits; System-on-chip; Power electronics, supply and supervisory circuits; Memory circuits; Semiconductor storage; A/D and D/A convertors; Discrete control systems; A/D and D/A convertors; System-on-chip

References

    1. 1)
      • 2. Eshraghian, K.: ‘SoC emerging technologies’, Proc. IEEE, 2006, 94, (6), pp. 11971213 (doi: 10.1109/JPROC.2006.873615).
    2. 2)
      • 13. Lee, K., Kim, S., Gijung, A., et al: ‘A CMOS serial link for fully duplexed data communication’, IEEE J. Solid-State Circuits, 1995, 30, (4), pp. 353364 (doi: 10.1109/4.375953).
    3. 3)
      • 1. Saleh, R., Wilton, S., Mirabbasi, S., et al: ‘System-on-chip: reuse and integration’, Proc. IEEE, 2006, 94, (6), pp. 10501069 (doi: 10.1109/JPROC.2006.873611).
    4. 4)
      • 8. Patella, B., Prodic, A., Zirger, A., et al: ‘High-frequency digital PWM controller IC for DC–DC converters’, IEEE Trans. Power Electron., 2003, 18, (1), pp. 438446 (doi: 10.1109/TPEL.2002.807121).
    5. 5)
      • 3. Razavi, B.: ‘Challenges in portable RF transceiver design’, IEEE Circuits Devices, 1996, 12, (5), pp. 1225 (doi: 10.1109/101.537352).
    6. 6)
      • 8. Patella, B., Prodic, A., Zirger, A., et al: ‘High-frequency digital PWM controller IC for DC–DC converters’, IEEE Trans. Power Electron., 2003, 18, (1), pp. 438446 (doi: 10.1109/TPEL.2002.807121).
    7. 7)
      • 5. Zhan, C., Ki, W.: ‘An output-capacitor-free adaptively biased low-dropout regulator with subthreshold undershoot-reduction for SOC’, IEEE Trans. Circuits Syst. I, 2012, 59, (5), pp. 11191131 (doi: 10.1109/TCSI.2012.2190675).
    8. 8)
      • 13. Lee, K., Kim, S., Gijung, A., et al: ‘A CMOS serial link for fully duplexed data communication’, IEEE J. Solid-State Circuits, 1995, 30, (4), pp. 353364 (doi: 10.1109/4.375953).
    9. 9)
      • 1. Saleh, R., Wilton, S., Mirabbasi, S., et al: ‘System-on-chip: reuse and integration’, Proc. IEEE, 2006, 94, (6), pp. 10501069 (doi: 10.1109/JPROC.2006.873611).
    10. 10)
      • 2. Eshraghian, K.: ‘SoC emerging technologies’, Proc. IEEE, 2006, 94, (6), pp. 11971213 (doi: 10.1109/JPROC.2006.873615).
    11. 11)
      • 10. Chiu, M.M.-H., Tu, S. H.-L.: ‘A novel DPWM based on fully table look-up for high-frequency power conversion’. IEEE Asia Pacific Conference on Circuits and Systems, December 2006, pp. 679682.
    12. 12)
      • 7. Prodic, A., Maksimovic, D., Erickson, R.W., et al: ‘Design and implementation of a digital PWM controller for a high-frequency switching DC–DC power converter’. Proc. IEEE IECON Conf., 2001, pp. 893898.
    13. 13)
      • 3. Razavi, B.: ‘Challenges in portable RF transceiver design’, IEEE Circuits Devices, 1996, 12, (5), pp. 1225 (doi: 10.1109/101.537352).
    14. 14)
      • 12. Franklin, G.F., Powell, J.D.: ‘Digital control of dynamic systems’ (Addison-Wesley, MA, 1998).
    15. 15)
      • 4. Tu, S.H.-L., Yang, R.-J., Shen, D.-L., et al: ‘Analog circuit design for communication SOC’ (Bentham Science, 2012, 1st edn.).
    16. 16)
      • 6. Kim, D., Kim, B.-S., Won, K.-H., et al: ‘A wireless sensor node SOC with a profiled power management unit for IR controllable digital consumer devices’, IEEE Trans. Consum. Electron., 2010, 56, (4), pp. 22822287 (doi: 10.1109/TCE.2010.5681101).
    17. 17)
      • 9. Huang, P., Tu, S.H.-L.: ‘A digital PWM regulator based on serial-error correcting mechanism for DC–DC buck conversion’. IEEE Conf. Electron Devices and Solid-State Circuits, December 2005, pp. 289292.
    18. 18)
      • 11. Allen, P.E., Holberg, D.R.: ‘CMOS analog circuit design’ (Oxford University Press, 2011, 3rd edn.).
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-pel.2012.0659
Loading

Related content

content/journals/10.1049/iet-pel.2012.0659
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading