http://iet.metastore.ingenta.com
1887

Digital pulse-width modulation controller based on fully table look-up for system-on-a-chip applications

Digital pulse-width modulation controller based on fully table look-up for system-on-a-chip applications

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Power Electronics — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Design and implementation of a fully table look-up digital pulse-width modulation (DPWM) controller for high-frequency DC–DC buck conversion is presented. The controller comprises a 1 bit analogue comparator, a digital error process unit and a fully table look-up multi-phase DPWM. The interface of analogue-to-digital conversion is performed with the analogue comparator. Moreover, the proposed programmable memory is based on the table look-up multi-phase approach for the functions of the proportional-integral-derivative (PID) compensation, which alleviates the penalty of using large chip-area multipliers. As a result, the approach is very suitable for system-on-a-chip (SOC) implementation. A prototype test chip is realised to validate the mechanism of the proposed architecture.

References

    1. 1)
      • 1. Saleh, R., Wilton, S., Mirabbasi, S., et al: ‘System-on-chip: reuse and integration’, Proc. IEEE, 2006, 94, (6), pp. 10501069 (doi: 10.1109/JPROC.2006.873611).
    2. 2)
      • 2. Eshraghian, K.: ‘SoC emerging technologies’, Proc. IEEE, 2006, 94, (6), pp. 11971213 (doi: 10.1109/JPROC.2006.873615).
    3. 3)
      • 3. Razavi, B.: ‘Challenges in portable RF transceiver design’, IEEE Circuits Devices, 1996, 12, (5), pp. 1225 (doi: 10.1109/101.537352).
    4. 4)
      • 4. Tu, S.H.-L., Yang, R.-J., Shen, D.-L., et al: ‘Analog circuit design for communication SOC’ (Bentham Science, 2012, 1st edn.).
    5. 5)
      • 5. Zhan, C., Ki, W.: ‘An output-capacitor-free adaptively biased low-dropout regulator with subthreshold undershoot-reduction for SOC’, IEEE Trans. Circuits Syst. I, 2012, 59, (5), pp. 11191131 (doi: 10.1109/TCSI.2012.2190675).
    6. 6)
      • 6. Kim, D., Kim, B.-S., Won, K.-H., et al: ‘A wireless sensor node SOC with a profiled power management unit for IR controllable digital consumer devices’, IEEE Trans. Consum. Electron., 2010, 56, (4), pp. 22822287 (doi: 10.1109/TCE.2010.5681101).
    7. 7)
      • 7. Prodic, A., Maksimovic, D., Erickson, R.W., et al: ‘Design and implementation of a digital PWM controller for a high-frequency switching DC–DC power converter’. Proc. IEEE IECON Conf., 2001, pp. 893898.
    8. 8)
      • 8. Patella, B., Prodic, A., Zirger, A., et al: ‘High-frequency digital PWM controller IC for DC–DC converters’, IEEE Trans. Power Electron., 2003, 18, (1), pp. 438446 (doi: 10.1109/TPEL.2002.807121).
    9. 9)
      • 9. Huang, P., Tu, S.H.-L.: ‘A digital PWM regulator based on serial-error correcting mechanism for DC–DC buck conversion’. IEEE Conf. Electron Devices and Solid-State Circuits, December 2005, pp. 289292.
    10. 10)
      • 10. Chiu, M.M.-H., Tu, S. H.-L.: ‘A novel DPWM based on fully table look-up for high-frequency power conversion’. IEEE Asia Pacific Conference on Circuits and Systems, December 2006, pp. 679682.
    11. 11)
      • 11. Allen, P.E., Holberg, D.R.: ‘CMOS analog circuit design’ (Oxford University Press, 2011, 3rd edn.).
    12. 12)
      • 12. Franklin, G.F., Powell, J.D.: ‘Digital control of dynamic systems’ (Addison-Wesley, MA, 1998).
    13. 13)
      • 13. Lee, K., Kim, S., Gijung, A., et al: ‘A CMOS serial link for fully duplexed data communication’, IEEE J. Solid-State Circuits, 1995, 30, (4), pp. 353364 (doi: 10.1109/4.375953).
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-pel.2012.0659
Loading

Related content

content/journals/10.1049/iet-pel.2012.0659
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address