http://iet.metastore.ingenta.com
1887

Five-level cascade asymmetric multilevel converter

Five-level cascade asymmetric multilevel converter

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Power Electronics — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A five-level cascaded asymmetric multilevel converter is analysed and designed. This topology synthesises five voltage levels with a reduced number of components when compared to the most common symmetric topologies. It allows getting more voltage levels with less switching states. Its behaviour is similar to a hybrid converter with the advantage of working with only one DC bus. It does not present the usual drawbacks of symmetrical topologies. The cascaded asymmetric converter, presented here, appears as a very attractive alternative among the five-level converters with no voltage balancing problem. The performance of the proposed topology is evaluated with Pspice simulations in different applications.

References

    1. 1)
      • J. Rodriguez , J. Lai , F. Peng . Multilevel inverters: a survey of topologies, controls, and applications. IEEE Trans. Ind. Electron. , 4 , 724 - 738
    2. 2)
      • T.A. Meynard , H. Foch , P. Thomas , J. Courault , R. Jakob , M. Nahrstaedt . Multicell converters: basic concepts and industry applications. IEEE Trans. Ind. Electron. , 4 , 955 - 964
    3. 3)
      • B.P. McGrath , D.G. Holmes . Analytical Modelling of voltage balance dynamics for a flying capacitor multilevel converter. IEEE Trans. Power Electron. , 2 , 543 - 550
    4. 4)
      • D.G. Holmes , T.A. Lipo . (2003) Pulse width modulation for power convertes. Principles and practice.
    5. 5)
      • J. Rodriguez , S. Bernet , B. Wu , J.O. Pontt , S. Kouro . Multilevel voltage-source-converter topologies for industrial medium-voltage drives. IEEE Trans. Ind. Electron. , 6 , 2930 - 2945
    6. 6)
      • Fujii, K., Schwarzer, U., De Doncker, R.W.: `Comparison of hard-switched multi-level inverter topologies for STATCOM by loss-implemented simulation and cost estimation', 36thAnnual IEEE Power Electr. Spec. Conf., PESC 05, 12–16 June 2005, p. 340–346.
    7. 7)
      • D. Soto , T.C. Green . A comparison of high-power converter topologies for the implementation of FACTS controllers. IEEE Trans Ind. Electron. , 5 , 1072 - 1080
    8. 8)
      • B.-R. Lin , T.-Y. Yang . Analysis and implementation of a three-level active filter with a reduced number of power semiconductors. IEE Proc.-Electr. Power Appl. , 5 , 1055 - 1064
    9. 9)
      • M. Manjrekar , P. Steimer , T. Lipo . Hybrid multilevel power conversion system: a competitive solution for high-power applications. IEEE Trans. Ind. Appl. , 3 , 834 - 841
    10. 10)
      • Y.S. Lai , F.S. Shyu . Topology for hybrid multilevel inverter. IEE Proc-Electro. Power Appl. , 6 , 449 - 458
    11. 11)
      • Kai, D., Yumping, Z., Lei, L., Zhichao, W., Hongyuan, J., Xudong, Z.: `Novel hybrid cascade asymmetric inverter based on 5-level asymmetric inverter', 36thAnnual IEEE Power Electronics Specialists Conf., PESC 05, 12–16 June 2005, p. 2302–2306.
    12. 12)
      • C. Rech , J.R. Pinheiro . Hybrid multilevel converters: unified analysis and design considerations. IEEE Trans. Ind. Electron. , 2 , 2031 - 2036
    13. 13)
      • Barbosa, P., Steimer, P., Steinke, J., Meysenc, L., Winkelnkemper, M., Celanovic, N.: `Active neutral-point-clamped multilevel converters', 36thAnnual IEEE Power Electronics Specialists Conf., 2005. PESC 05, 12–16 June 2005, p. 2296–2301.
    14. 14)
      • González, S.A., Valla, M.I., Christiansen, C.F.: `Analysis of a cascade asymmetric topology for multilevel converters', 2007IEEE Int. Symp. Industrial Electronics (ISIE 2007), 4–7 June 2007, Vigo, Spain, p. 1027–1032.
    15. 15)
      • Y. Cheng , C. Qian , M.L. Crow , S. Pekarek , S. Atcitty . A comparison of diode-clamped and cascaded multilevel converters for a STATCOM with energy storage. IEEE Trans. Ind. Electron. , 5 , 1512 - 1521
    16. 16)
      • A. Bendre , G. Venkataramanan , D. Rosene , V. Srinivasan . Modelling and design of a neutral-point voltage regulator for a three-level diode-clamped inverter using multiple-carrier modulation. IEEE Trans. Ind. Electron. , 3 , 718 - 726
    17. 17)
      • M. Saeedifard , R. Iravani , J. Pou . Analysis and control of DC-capacitor-voltage-drift phenomenon of a passive front-end five-level converter. IEEE Trans. Ind. Electron. , 6 , 3255 - 3266
    18. 18)
      • Khajehoddin, S.A., Bakhshai, A., Jain, P.K.: `A voltage balancing method and its stability boundary for five-level diode-clamped multilevel converters', IEEE Power Electr. Spec. Conf., PESC 07, 17–21 June 2007, p. 2204–2208.
    19. 19)
      • L. Zhang , S.J. Watkins . Capacitor voltage balancing in multilevel flying capacitor inverters by rule-based switching pattern selection. IET Electron. Power Appl. , 3 , 339 - 347
    20. 20)
      • T. Brückner , S. Bernet , H. Güldner . The active npc converter and its loss-balancing control. IEEE Trans. Ind. Electron. , 3 , 855 - 868
    21. 21)
      • D. Krug , S. Bernet , S.S. Fazel , K. Jalili , M. Malinowski . Comparison of 2.3-kV medium-voltage multilevel converters for industrial medium-voltage drives. IEEE Trans. Ind. Electron. , 6 , 2979 - 2992
    22. 22)
      • Peng, F., Wang, J.: `A universal STATCOM with delta-connected cascade multilevel inverter', 35thAnnual IEEE Power Electronics Specialists Conf., 2004, Germany, p. 3529–3533.
    23. 23)
      • X. Yuan , H. Stemmler , I. Barbi . Self-balancing of the clamping-capacitor-voltages in the multilevel capacitor-clamping-inverter under sub-harmonic PWM modulation. IEEE Trans. Power Electron. , 2 , 256 - 263
    24. 24)
      • González, S.A., Valla, M.I., Christiansen, C.F.: `Design of a tuned balancing network for flying capacitor multilevel converters', 36thIEEE Power Electronics Specialists Conf., 2005, Brazil, p. 1046–1051.
    25. 25)
      • Marchesoni, M., Tenca, P.: `Theoretical and practical limits in multilevel mpc inverters with passive front ends', Proc. Eur. Conf. Power Electronics and Applications (EPE'01), 27–29 August 2001, Graz, Austria.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-pel.2008.0318
Loading

Related content

content/journals/10.1049/iet-pel.2008.0318
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address