Recently, the authors have demonstrated large-scale integrated systems with several million transistors and hundreds of photonic elements. Yielding such large-scale integrated systems requires a design-for-manufacture rigour that is embodied in the 10 000 to 50 000 design rules that these designs must comply within advanced complementary metal-oxide semiconductor manufacturing. Here, the authors present a photonic design automation tool which allows automatic generation of layouts without design-rule violations. This tool is written in SKILL, the native language of the mainstream electric design automation software, Cadence^®. This allows seamless integration of photonic and electronic design in a single environment. The tool leverages intuitive photonic layer definitions, allowing the designer to focus on the physical properties rather than on technology-dependent details. For the first time the authors present an algorithm for removal of design-rule violations from photonic layouts based on Manhattan discretisation, Boolean and sizing operations. This algorithm is not limited to the implementation in SKILL, and can in principle be implemented in any scripting language. Connectivity is achieved with software-defined waveguide ports and low-level procedures that enable auto-routing of waveguide connections.

References

1. 1)
  - 4. Orcutt, J.S., Khilo, A., Holzwarth, C.W., et al: ‘Nanophotonic integration in state-of-the-art CMOS foundries’, Opt. Express, 2011, 19, pp. 2335–2346 (doi: 10.1364/OE.19.002335).
2. 2)
  - 20. Kallistos: ‘http://www.photond.com/products/kallistos.htm’.
3. 3)
  - 2. Gunn, C.: ‘Fully integrated VLSI CMOS and photonics ‘CMOS Photonics’’, 2007 IEEE Symp. on VLSI Technology, 2007, pp. 6–9.
4. 4)
  - 1. Assefa, S., Shank, S., Green, W., et al: ‘A 90 nm CMOS integrated nano-photonics technology for 25 Gbps WDM optical communications applications’. 2012 IEEE Int. Electron Devices Meeting (IEDM), 2012.
5. 5)
  - 27. Orcutt, J.S.: ‘Monolithic electronic-photonic integration in state-of-the-art CMOS processes’. PhD thesis, MIT2012.
6. 6)
  - 18. PhoeniX: ‘http://www.phoenixbv.com/index.php.
7. 7)
  - 15. Interconnect: ‘http://www.lumerical.com/tcad-products/interconnect’.
8. 8)
  - 6. Shainline, J.M., Orcutt, J.S., Wade, M.T., et al: ‘Depletion-mode carrier-plasma optical modulator in zero-change advanced CMOS’, Opt. Lett., 2013, 38, pp. 2657–2659 (doi: 10.1364/OL.38.002657).
9. 9)
  - 14. Bogaerts, W., Fiers, M., Dumon, P.: ‘Design challenges in silicon photonics’, IEEE J. Sel. Top. Quantum Electron., 2014, 20, pp. 1–8 (doi: 10.1109/JSTQE.2013.2295882).
10. 10)
  - 3. Young, I.A., Mohammed, E.M., Liao, J.T.S., et al: ‘Optical technology for energy efficient I/O in high performance computing’, IEEE Commun. Mag., 2010, 48, pp. 184–191 (doi: 10.1109/MCOM.2010.5594695).
11. 11)
  - 7. Imec: ‘http://www2.imec.be/be_en/services-and-solutions/silicon-photonics.html’.
12. 12)
  - 29. Mead, C., Conway, L.: ‘Introduction to VLSI systems’ (Addison-Wesley, 1979).
13. 13)
  - 11. Ime: ‘http://www.a-star.edu.sg/ime.
14. 14)
  - 12. Mosis: ‘http://www.mosis.com’.
15. 15)
  - 9. Leti: ‘http://www-leti.cea.fr’.
16. 16)
  - 5. Georgas, M., Moss, B.R., Sun, C., et al: ‘A monolithically-integrated optical transmitter and receiver in a zero-change 45 nm SOI process’. 2014 Symp. on VLSI Circuits Digest of Technical Papers, pp. 1–2.
17. 17)
  - 21. Vpiphotonics: ‘http://www.vpiphotonics.com/index.php’.
18. 18)
  - 8. Ihp: ‘http://www.ihp-microelectronics.com/en/research/technology/si-photonics.html’.
19. 19)
  - 13. Fiers, M., Lambert, E., Pathak, S., et al: ‘Improving the design cycle for nanophotonic components’, J. Comput. Sci., 2013, 4, pp. 313–324 (doi: 10.1016/j.jocs.2013.05.008).
20. 20)
  - 26. Arriordaz, A., Bakker, A., Cao, R., et al: ‘Improvements in the silicon photonics design flow: collaboration and standardization’. 2014 IEEE Photonics Conf. (IPC), pp. 63–64.
21. 21)
  - 10. Tyndall: ‘http://www.tyndall.ie.
22. 22)
  - 28. Orcutt, J.S., Ram, R.J.: ‘Photonic device layout within the foundry CMOS design environment’, IEEE Photon. Technol. Lett., 2010, 22, pp. 544–546 (doi: 10.1109/LPT.2010.2041445).
23. 23)
  - 19. MentorGraphics: ‘http://www.mentor.com’.
24. 24)
  - 17. Luceda Photonics: ‘http://www.lucedaphotonics.com’.
25. 25)
  - 24. Condrat, C., Kalla, P., Blair, S.: ‘Crossing-aware channel routing for integrated optics’, IEEE Trans. Comput.-Aided Des. Int. Circuits Syst., 2014, 33, pp. 814–825 (doi: 10.1109/TCAD.2014.2317575).
26. 26)
  - 16. Ipkiss: ‘http://www.ipkiss.org’.
27. 27)
  - 25. Pyxis: ‘http://www.mentor.com/products/ic_nanometer_design/custom-ic-design’.
28. 28)
  - 23. Aspic: ‘http://www.aspicdesign.com’.
29. 29)
  - 22. WieWeb: ‘http://www.wieweb.com’.

Photonics design tool for advanced CMOS nodes

References

Related content