Your browser does not support JavaScript!

Optical buffering up to 160 Gb/s employing a quantum dot semiconductor optical amplifier-based architecture

Optical buffering up to 160 Gb/s employing a quantum dot semiconductor optical amplifier-based architecture

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Optoelectronics — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The authors demonstrate an optical buffer architecture which is implemented using quantum dot semiconductor optical amplifiers (QD-SOAs) in order to achieve wavelength conversion with regenerative capabilities, for all optical packet switched networks. The architecture consists of cascaded programmable delay stages that minimise the number of wavelength converters required to implement the buffer. Physical layer simulations have been performed in order to reveal the potential of this scheme as well as the operating and device parameters of QD-SOA-based wavelength converters. The results obtained have indicated that, up to three time-slot interchanger (TSI) cascaded stages show good performance at 160 Gb/s in the 1550 nm communication window.


    1. 1)
    2. 2)
    3. 3)
    4. 4)
    5. 5)
    6. 6)
      • Yazaki, T., Inohara, R., Tsurusawa, M., Nishimura, K., Usami, M.: `Device length dependency of cross gain modulation and gain recovery time in semiconductor optical amplifier', Proc. Conf. on Indium Phosphide and Related Materials (IPRM 2003), 2003, Santa Barbara, USA, p. 510–512.
    7. 7)
      • F.T. Leighton . (1992) Parallel algorithms and architectures: arrays, trees, hypercubes.
    8. 8)
    9. 9)
    10. 10)
    11. 11)
    12. 12)
    13. 13)

Related content

This is a required field
Please enter a valid email address