http://iet.metastore.ingenta.com
1887

5.25 GHz CMOS cascode power amplifier for 802.11a wireless local area network

5.25 GHz CMOS cascode power amplifier for 802.11a wireless local area network

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Microwaves, Antennas & Propagation — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The authors investigate a 5.25 GHz highly integrated CMOS class-AB power amplifier for IEEE 802.11a wireless local area network. The proposed power amplifier is implemented with a two gain-stage structure which is followed by an off-chip output matching circuit. Moreover, transistor-level compensation techniques are employed to improve the linearity. The power amplifier is designed with an on-chip input matching circuit, whereas the output matching circuit translates the signal power from 50 to 20 Ω load resistance. The measured results indicate over 20% power-added efficiency, over 20 dBm output power and 28.6 dBm output IP3. All the specifications are based on 50 Ω input impedance at 2.4 V supply voltage.

References

    1. 1)
      • M. Zargari , D. Su , C. Yue . A 5 GHz CMOS transceiver for IEEE 802.11a wireless LAN systems. IEEE J. Solid-State Circuits , 1688 - 1694
    2. 2)
      • Eberle, W., Derudder, V., Perre, L.: `Digital 72 Mbps 64-QAM OFDM transceiver for 5 GHz wireless LAN in 0.18 µm CMOS', IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2001, p. 336–337.
    3. 3)
      • Thomson, J., Baas, B., Cooper, E.: `An integrated 802.11a baseband and MAC processor', IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2002, p. 126–127.
    4. 4)
      • L.E. Larson . Integrated circuit technology options for RFIC's-present status and future directions. IEEE J. Solid-State Circuits , 387 - 399
    5. 5)
      • S.H.-L. Tu . Class E RF tuned PAs in CMOS technologies–theory and circuit design considerations. IEEE Commun. Mag. , S6 - S11
    6. 6)
      • K. Tsai , P.R. Gray . A 1.9 GHz, 1-W CMOS class-E PA for wireless communications. IEEE J. Solid-State Circuits , 962 - 970
    7. 7)
      • Fallesen, C., Asbeck, P.: `A 1-W 0.35‐µm CMOS PA for GSM-1800 with 45% PAE', IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2001, p. 158–159.
    8. 8)
      • K.L.R. Mertens , M.S.J. Steyaert . A 700‐MHz 1-W fully differential CMOS class-E PA. IEEE J. Solid-State Circuits , 137 - 141
    9. 9)
      • C. Yoo , Q. Huang . A common-gate switched 0.9-W class-E PA with 41% PAE in 0.25 µm CMOS. IEEE J. Solid-State Circuits , 823 - 830
    10. 10)
      • Kuo, T., Lusignan, B.: `A 1.5-W class-F RF PA in 0.25 µm CMOS technology', IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2001, p. 154–155.
    11. 11)
      • C. Yen , H. Chuang . A 0.25-/spl mu/m 20‐dBm 2.4‐GHz CMOS PA with an integrated diode linearizer. IEEE Microw. Wirel. Compon. Lett. , 45 - 47
    12. 12)
      • Wang, C., Larson, L.E., Asbeck, P.M.: `A nonlinear capacitance cancellation technique and its application to a CMOS class-AB PA', IEEE RFIC Symp., 2001, p. 39–42.
    13. 13)
      • K. Yamauchi , K. Mori , M. Nakayama , Y. Mitsui , T. Takagi . A microwave miniaturized linearizer using a parallel diode with a bias feed resistance. IEEE Trans. Microw. Theory Tech. , 2431 - 2434
    14. 14)
      • Yu, C.S., Chan, W.S., Chan, W.-L.: `Linearised 2‐GHz amplifier for IMT-2000', Vehicular Tech. Conf. Proc., 2000, 1, p. 245–248.
    15. 15)
      • P. Antognetti , G. Massobrio . (1988) Semiconductor device modeling with SPICE.
    16. 16)
      • J. Weldon , R. Narayanaswami , J. Rudell . A 1.75 GHz highly integrated narrow-band CMOS transmitter with harmonic-rejection mixers. IEEE J. Solid-State Circuits , 2003 - 2015
    17. 17)
      • P. Woerlee , M. Knitel , R. Langevelde . RF-CMOS performance trends. IEEE Trans. Electron Devices , 8 , 1776 - 1782
    18. 18)
      • T. Sowlati , M. Domine , W. Leenaerts . A 2.4 GHz 0.18-um CMOS self-biased cascode PA. IEEE J. Solid-State Circuits , 8 , 1318 - 1324
    19. 19)
      • CIC Training Manual: ‘RF CMOS IC Design Flow’, 2002.
    20. 20)
      • W. Wang , Y.P. Zhang . 0.18-um CMOS push-pull PA with antenna in IC package. IEEE Microw. Wirel. Compon. Lett. , 1 , 13 - 15
    21. 21)
      • Y. Eo , K. Lee . A fully integrated 24‐dBm CMOS PA for 802.11a WLAN applications. IEEE Microw. Wirel. Compon. Lett. , 11 , 504 - 506
    22. 22)
      • Solar, H., Berenguer, R.: `A fully integrated 26.5 dBm CMOS PA for IEEE 802.11a WLAN standard with on-chip power inductors', IEEE MTT-S, 2006, p. 1875–1978.
    23. 23)
      • Haldi, P., Chowdhury, D., Liu, G., Niknejad, A.: `A 5.8 GHz linear PA in a standard 90 nm CMOS process using a 1 V power supply', IEEE RFIC Symp., 2007, p. 431–434.
    24. 24)
      • J. Nam , J. Shin , B. Kim . Load modulation PA with lumped-element combiner for IEEE 802.11b/g applications. Electron. Lett. , 1 , 24 - 25
    25. 25)
      • C. Huang , W. Chen , K. Chen . High efficiency linear PA for IEEE 802.11 g WLAN applications. IEEE Microw. Wirel. Compon. Lett. , 9 , 508 - 510
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-map_20070272
Loading

Related content

content/journals/10.1049/iet-map_20070272
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address