Lossless image compression algorithm and hardware architecture for bandwidth reduction of external memory

Lossless image compression algorithm and hardware architecture for bandwidth reduction of external memory

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Image Processing — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

In high definition (HD) video coders, huge memory access bandwidth is the major throughput bottleneck. Lossless embedded compression is an efficient solution to alleviate the bandwidth burden, in which image are compressed before writing into local memory and decompressed after retrieving from local memory. This study proposes a hardware-oriented lossless image compression algorithm, supporting block and line random access flexibly for adapting diverse hardware video codec architectures. The major contributions are characterised as follows. First, block or pixel-level adaptive prediction is proposed to fully utilise the image spatial correlation by employing adaptive mode decision. Second, multiple-range semi-fixed (SF) variable length coding (VLC) is employed to describe the prediction residue, and adaptive block size selection is employed for SF VLC to fully utilise the statistical redundancy. In addition, Huffman VLC is further employed to represent the control syntax elements. Third, four-stage pipeline hardware architecture is proposed to implement the proposed algorithm. Simulation results show that the proposed algorithm achieves competitive rate compression performance compared with reference algorithms. The proposed hardware architecture is verified supporting real-time processing for quad-HD videos at the frequency of 166 MHz. The proposed work achieves reducing memory access bandwidth by ∼55.2%, which is useful for hardwired video coding.


    1. 1)
      • 1. Bross, B., Han, W.-J., Sullivan, G.J., et al: ‘High efficiency video coding (HEVC) text specification draft 8’, ITU-T/ISO/IEC Joint Collaborative Team on Video Coding (JCT-VC) document JCTVC-J1003, July2012.
    2. 2)
      • 2. Jaspers, E.G.T., de With, P.H.N.: ‘Calculating memory system power for DDR3’, Technical Report, TN-41-01, Micron, 2007.
    3. 3)
      • 3. Jaspers, E., de With, P.H.N.: ‘Bandwidth reduction for video processing in consumer systems’, IEEE Trans. Consum. Electron., 2001, 47, (4), pp. 7273.
    4. 4)
      • 4. Yin, H., Jia, H., Zhou, J., et al: ‘Survey on algorithm and VLSI architecture design for MPEG-like video coder, 2016, doi: 10.1007/s11265-016-1160-3, pp. 154.
    5. 5)
      • 5. Tuan, J.-C., Chang, T.-S., Jen, C.-W.: ‘On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture’, IEEE Trans. Circuits Syst. Video Technol., 2002, 12, (1), pp. 6172.
    6. 6)
      • 6. Chen, C.-Y., Huang, C.-T., Chen, Y.-H., et al: ‘Level C + data reuse scheme for motion estimation with corresponding coding orders’, IEEE Trans. Circuits Syst. Video Technol., 2006, 16, (4), pp. 553558.
    7. 7)
      • 7. Chao, P., Lin, Y.-L.: ‘Reference frame access optimization for ultra-high resolution H.264/AVC decoding’. IEEE Int. Conf. on Multimedia and Expo, Hannover, Germany, June 2008, pp. 14411444.
    8. 8)
      • 8. Zhu, J., Liu, P., Zhou, D.: ‘An SDRAM controller optimized for high definition video coding application’. IEEE Int. Symp. on Circuits and Systems, Seattle, Washington, May 2008, pp. 35183521.
    9. 9)
      • 9. Ding, L.-F., Chen, W.-Y., Tsung, P.-K., et al: ‘A 212 MPixels/s 4096 × 2160 p multiview video encoder chip for 3D/quad HDTV applications’. IEEE Int. Solid-State Circuits Conf., San Francisco, February 2009, pp. 154155.
    10. 10)
      • 10. Liu, Z., Song, Y., Shao, M., et al: ‘A 1.41 W H.264/AVC real-time encoder SoC for HDTV1080P’. IEEE Symp. on VLSI Circuits, Kyoto, June 2007, pp. 1213.
    11. 11)
      • 11. Lin, Y.K., Li, D.-W., Lin, C.-C., et al: ‘A 242 mW, 10 mm2 1080p H.264/AVC high profile encoder chip’. Proc. of the 45th Annual Conf. on Design Automation, Anaheim, CA, USA, June 2008, pp. 7883.
    12. 12)
      • 12. Chang, H.-C., Chen, J.-W., Wu, B.-T., et al: ‘A dynamic quality-adjustable H.264 video encoder for power-aware video applications’, IEEE Trans. Circuits Syst. Video Technol., 2009, 19, (12), pp. 17391754.
    13. 13)
      • 13. Yin, H., Jia, H., Gao, W.: ‘A hardware-efficient multi-resolution block matching algorithm and its VLSI architecture for high definition MPEG-like video encoders’, IEEE Trans. Circuits Syst. Video Technol., 2010, 20, (9), pp. 12421254.
    14. 14)
      • 14. Lee, T.Y.: ‘A new frame-recompression algorithm and its hardware design for MPEG-2 video decoders’, IEEE Trans. Circuits Syst. Video Technol., 2003, 13, (6), pp. 529534.
    15. 15)
      • 15. Uchiyama, M., Oikawa, K., Date, N., et al: ‘A rate-controllable near-lossless data compression IP for HDTV decoder LSI in 65 nm CMOS’. IEEE Asian Solid-State Circuits Conf., Taipei, Taiwan, November 2009.
    16. 16)
      • 16. Gupte, A., Amrutur, B., Mehendale, M., et al: ‘Memory bandwidth and power reduction using lossy reference frame compression in video encoding’, IEEE Trans. Circuits Syst. Video Technol., 2011, 21, (2), pp. 225230.
    17. 17)
      • 17. Hwang, Y.-T., Lyu, M.-W., Lin, C.-C.: ‘A low-complexity embedded compression codec design with rate control for high-definition video’, IEEE Trans. Circuits Syst. Video Technol., 2015, 25, (4), pp. 674687.
    18. 18)
      • 18. Cheng, C.-C., Tseng, P.-C., Chen, L.-G.: ‘Multimode embedded compression codec engine for power-aware video coding system’, IEEE Trans. Circuits Syst. Video Technol., 2009, 19, (2), pp. 141150.
    19. 19)
      • 19. Fan, Y., Shang, Q., Zeng, X.: ‘In block prediction based mixed lossy and lossless reference frame recompression for next generation of video encoding’, IEEE Trans. Circuits Syst. Video Technol., 2015, 25, (1), pp. 112124.
    20. 20)
      • 20. Yng, T., Lee, B., Yoo, H.: ‘A low complexity and lossless frame memory compression for display devices’, IEEE Trans. Consum. Electron., 2008, 54, (3), pp. 14531458.
    21. 21)
      • 21. Lee, S.H., Chung, M.K., Park, S.M., et al: ‘Lossless frame memory recompression for video codec preserving random accessibility of coding unit’, IEEE Trans. Consum. Electron., 2009, 55, (4), pp. 21052113.
    22. 22)
      • 22. Kim, J., Kyung, C.-M.: ‘A lossless embedded compression using significant bit truncation for HD video coding’, IEEE Trans. Circuits Syst. Video Technol., 2010, 20, (6), pp. 848860.
    23. 23)
      • 23. Tsai, T.-H., Lee, Y.-H., Lee, Y.-Y.: ‘Design and analysis of high throughput lossless image compression engine using VLSI-oriented FELICS algorithm’, IEEE Trans. Very Large Scale Integration. (VLSI) Syst., 2010, 18, (1), pp. 3952.
    24. 24)
      • 24. Tsai, T.-H., Lee, Y.-H.: ‘A 6.4 Gbit/s embedded compression codec for memory-efficient applications on advanced-HD specification’, IEEE Trans. Circuits Syst. Video Technol., 2010, 20, (10), pp. 12771291.
    25. 25)
      • 25. Bao, X., Zhou, D., Goto, S.: ‘A lossless frame recompression scheme for reducing DRAM power in video encoding’. IEEE Int. Symp. on Circuits and Systems (ISCAS), Paris, France, May 2010, pp. 677680.
    26. 26)
      • 26. Zhou, D., Zhou, J., He, X., et al: ‘A 530 Mpixels/s 4096 [email protected] fps H.264/AVC high profile video decoder chip’, IEEE J. Solid-State Circuits, 2011, 46, (4), pp. 777788.
    27. 27)
      • 27. Kuo, H.-C., Lin, Y.-L.: ‘A hybrid algorithm for effective lossless compression of video display frames’, IEEE Trans. Multimedia, 2012, 14, (3), pp. 500509.
    28. 28)
      • 28. Guo, L., Zhou, D., Goto, S.: ‘A new reference frame recompression algorithm and its VLSI architecture for UHDTV video codec’, IEEE Trans. Multimedia, 2014, 16, (8), pp. 23232332.
    29. 29)
      • 29. Lian, X., Liu, Z., Zhou, W., et al: ‘Lossless frame memory compression using pixel-grain prediction and dynamic order entropy coding’, IEEE Trans. Circuits Syst. Video Technol., 2015, 26, (1), pp. 114.
    30. 30)
      • 30. Yin, H., Hu, H.: ‘An efficient lossless image compression algorithm for external memory bandwidth saving’. Snowbird, Data Compression Conf., Salt Lake City, USA, 2014, pp. 14.
    31. 31)
      • 31. Weinberger, M., Seroussi, G., Sapiro, G.: ‘The LOCO-I lossless image compression algorithm: principles and standardization into JPEG-LS’, IEEE Trans. Image Process., 2000, 9, (8), pp. 13091324.
    32. 32)
      • 32. Wu, X., Memon, N.: ‘Context-based, adaptive, lossless image codec’, IEEE Trans. Commun., 1997, 45, (4), pp. 437444.

Related content

This is a required field
Please enter a valid email address