© The Institution of Engineering and Technology
MPEG-2 and H.264/AVC use variable length coding (VLC) to remove statistical redundancy. Representing the codeword table efficiently is thus an important issue to reduce hardware complexity, especially for multi-standard applications. In this study, the VLC tree is decomposed using sub-tree classification. The proposed algorithm reduces the amount of storage required for codewords. The proposed MPEG-2/H.264 VLC decoder has 11.9 K gates when synthesised to operate at 180 MHz. The gate count is 20% lower than the sum of gate count of individual H.264 and MPEG-2 VLC decoders.
References
-
-
1)
-
21. Chien, C.D., Chien, C.A., Lin, C.C., Cheng, C.H., Guo, J.I.: ‘A 252 K gates/4.9 K bytes SRAM/71 mW multi-standard video decoder for high definition video applications’, ACM Trans. Des. Autom. Electron. Syst., 2009, 14, (1), pp. 1–17 (doi: 10.1145/1455229.1455246).
-
2)
-
22. Liu, T.M., Lin, T.A., Wang, S.Z., et al: ‘A 125 μW, fully scalable MPEG-2 and H.264/AVC video decoder for mobile applications’, IEEE J. Solid-State Circuits, 2007, 42, (1), pp. 161–169 (doi: 10.1109/JSSC.2006.886542).
-
3)
-
23. Lo, C.C., Hsu, C.W., Shieh, M.D.: ‘Area-efficient H.264 VLC decoder using sub-tree classification’, Intell. Inf. Hiding Multimedia Signal Process., 2010, pp. 284–287.
-
4)
-
16. Tsai, T.H., Fang, D.L.: ‘An efficient CAVLD algorithm for H.264 decoder’. Proc. IEEE Conf. on Consumer Electronics, 2008, pp. 1–2.
-
5)
-
17. Wen, Y.N., Wu, G.L., Chen, S.J., Hu, Y.H.: ‘Multiple-symbol parallel CAVLC decoder for H.264/AVC’. Proc. IEEE Asia-Pacific Conf. on Circuits and Systems, 2006, pp. 1240–1243.
-
6)
-
3. Hsieh, C.T., Kim, S.P.: ‘A concurrent memory-efficient VLC decoder for MPEG applications’, Int. Conf. Consumer Electronics, 1996, 42, (3), pp. 439–446 (doi: 10.1109/30.536141).
-
7)
-
7. Hashemian, R.: ‘High speed search and memory efficient Huffman coding’, IEEE Trans. Commun., 1995, 43, (10), pp. 2576–2581 (doi: 10.1109/26.469442).
-
8)
-
8. Lee, S.W., Park, I.C.: ‘A low-power variable length decoder for MPEG-2 based on successive decoding of short codewords’, IEEE Trans. Circuits Syst., II, 2003, 50, (2), pp. 73–82.
-
9)
-
18. Lin, H.Y., Lu, Y.H., Liu, B.D., Yang, J.F.: ‘A highly efficient VLSI architecture for H.264/AVC CAVLC decoder’, IEEE Trans. Multimedia, 2008, 10, (1), pp. 31–42 (doi: 10.1109/TMM.2007.911299).
-
10)
-
6. Hashemian, R.: ‘Design and hardware implementation of a memory efficient Huffman decoding’, IEEE Trans. Consum. Electron., 1994, 40, (3), pp. 345–352 (doi: 10.1109/30.320814).
-
11)
-
4. Min, K.Y., Chong, J.W.: ‘A memory-efficient VLC decoder architecture for MPEG-2 application’. IEEE Workshop Sig. Proc. Systems, 2000, pp. 43–49.
-
12)
-
5. Xue, Q., Liu, J.L., Wang, S.J., Zhao, J.D.: ‘H.264/AVC baseline profile decoder optimization on independent platform’. Int. Conf. on Wireless Communications, Networking and Mobile Computing, September 2005, pp. 1253–1256.
-
13)
-
2. Team, J.V.: ‘Draft ITU-T recommendation and final draft international standard of joint video specification’. ITU-T Rec. H.264 and ISO/IEC 14496–10 AVC, May 2003.
-
14)
-
13. Kim, Y.H., Yoo, Y.J., Shin, J., Choi, B., Paik, J.: ‘Memory efficient H.264/AVC CAVLC for fast decoding’, IEEE Trans. Consum. Electron., 2006, 52, (3), pp. 943–952 (doi: 10.1109/TCE.2006.1706492).
-
15)
-
16)
-
15. Yu, G.S., Cheng, T.S.: ‘A zero-skipping multi-symbol CAVLC decoder for MPEG-4 AVC/H.264’. Proc. IEEE Int. Symp. on Circuits and Systems, 2006, pp. 5583–5586.
-
17)
-
20. Chen, P.Y., Lin, Y.M., Cho, M.Y.: ‘An efficient design of variable length decoder for MPEG-1/2/4’, IEEE Trans. Multimedia, 2008, 10, (7), pp. 1307–1315 (doi: 10.1109/TMM.2008.2004909).
-
18)
-
9. Liu, C.H., Shieh, B.J., Lee, C.Y.: ‘A low-power group-based VLD design’. Proc. IEEE Int. Symp. on Circ. Syst., 2004, pp. 337–340.
-
19)
-
12. Moon, Y.H.: ‘A new coeff_token decoding method with efficient memory access in H.264/AVC video coding standard’, IEEE Trans. Circuits Syst. Video, 2007, 17, (6), pp. 729–736 (doi: 10.1109/TCSVT.2007.896657).
-
20)
-
10. Cho, S.W., Xanthopoulos, T., Chandrakasan, A.P.: ‘A low power variable length decoder for MPEG-2 based on nonuniform fine-grain table partitioning’, IEEE Trans. VLSI Syst., 1999, 7, (2), pp. 249–257 (doi: 10.1109/92.766752).
-
21)
-
22)
-
14. Chang, H.C., Lin, C.C., Guo, J.I.: ‘A novel low-cost high-performance VLSI architecture for MPEG-4 AVC/H.264 CAVLC decoding’. Proc. IEEE Int. Symp. on Circuits and Systems, 2005, pp. 6110–6113.
-
23)
-
11. Moon, Y.H., Kim, G.Y., Kim, J.H.: ‘An efficient decoding of CAVLC in H.264/AVC video coding standard’, IEEE Trans. Consum. Electron., 2005, 51, (3), pp. 933–938 (doi: 10.1109/TCE.2005.1510506).
-
24)
-
19. Chien, C.D., Lo, K.P., Chen, Y.M., Guo, J.I., Chu, Y.S., Su, C.L.: ‘An area-efficient variable length decoder IP core design for MPEG-1/2/4 video coding applications’, IEEE Trans. Circuits Syst. Video Technol., 2006, 16, (9), pp. 1172–1178 (doi: 10.1109/TCSVT.2006.881873).
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-ipr.2011.0195
Related content
content/journals/10.1049/iet-ipr.2011.0195
pub_keyword,iet_inspecKeyword,pub_concept
6
6