For access to this article, please select a purchase option:
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
Your recommendation has been sent to your librarian.
For a sampled-data control system, the authors propose to choose the time between samples to be shorter than the computational delay involved in computing the control signal, an approach called as intra-delay sampling. It is shown that, utilising a parallel computing architecture, this is indeed feasible and that intra-delay sampling schemes yield better performance than their slower sampling counterparts.
Inspec keywords: sampled data systems; delays; parallel architectures; sampling methods
Other keywords:
Subjects: Distributed parameter control systems; Discrete control systems; Parallel architecture; Other topics in statistics